参数资料
型号: AD7450ARMZ-REEL7
厂商: Analog Devices Inc
文件页数: 2/22页
文件大小: 0K
描述: IC ADC 12BIT DIFF IN 1MSPS 8MSOP
标准包装: 1,000
位数: 12
采样率(每秒): 1M
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 9.25mW
电压电源: 单电源
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 8-TSSOP,8-MSOP(0.118",3.00mm 宽)
供应商设备封装: 8-MSOP
包装: 带卷 (TR)
输入数目和类型: 1 个差分,单极
配用: EVAL-AD7450CBZ-ND - BOARD EVALUATION FOR AD7450
–10–
AD7450
CIRCUIT INFORMATION
The AD7450 is a fast, low power, single-supply, 12-bit successive
approximation analog-to-digital converter (ADC). It can operate
with a 5 V and 3 V power supply and is capable of throughput
rates up to 1 MSPS and 833 kSPS when supplied with an
18 MHz or 15 MHz clock, respectively. This part requires an
external reference to be applied to the VREF pin, with the value
of the reference chosen depending on the power supply and
what suits the application.
When operated with a 5 V supply, the maximum reference that
can be applied to the part is 3.5 V, and when operated with a 3 V
supply, the maximum reference that can be applied to the part
is 2.2 V. (See the References section.)
The AD7450 has an on-chip differential track-and-hold amplifier,
a successive approximation (SAR) ADC, and a serial interface that
is housed in either an 8-lead SOIC or
SOIC package. The serial
clock input accesses data from the part and also provides the
clock source for the successive approximation ADC. The AD7450
features a power-down option for reduced power consumption
between conversions. The power-down feature is implemented
across the standard serial interface as described in the Modes of
Operation section.
CONVERTER OPERATION
The AD7450 is a successive approximation ADC based on two
capacitive DACs. Figures 3 and 4 show simplified schematics of
the ADC in acquisition and conversion phase, respectively. The
ADC is comprised of control logic, a SAR, and two capacitive
DACs. In Figure 3 (the acquisition phase), SW3 is closed and
SW1 and SW2 are in Position A, the comparator is held in a
balanced condition, and the sampling capacitor arrays acquire
the differential signal on the input.
CAPACITIVE
DAC
VIN+
VIN–
B
A
SW1
SW2
SW3
CS
+
COMPARATOR
CAPACITIVE
DAC
CONTROL
LOGIC
Figure 3. ADC Acquisition Phase
When the ADC starts a conversion (Figure 4), SW3 will open and
SW1 and SW2 will move to Position B, causing the comparator to
become unbalanced. Both inputs are disconnected once the con-
version begins. The control logic and the charge redistribution
DACs are used to add and subtract fixed amounts of charge
from the sampling capacitor arrays to bring the comparator back
into a balanced condition. When the comparator is rebalanced,
the conversion is complete. The control logic generates the ADC’s
output code. The output impedances of the sources driving the
VIN+ and VIN– pins must be matched; otherwise, the two inputs
will have different settling times, resulting in errors.
CAPACITIVE
DAC
VIN+
VIN–
B
A
SW1
SW2
SW3
CS
+
COMPARATOR
CAPACITIVE
DAC
CONTROL
LOGIC
Figure 4. ADC Conversion Phase
ADC TRANSFER FUNCTION
The output coding for the AD7450 is two’s complement. The
designed code transitions occur at successive LSB values (i.e.,
1 LSB, 2 LSB, and so on), and the LSB size is 2
VREF / 4096.
The ideal transfer characteristic of the AD7450 is shown in Figure 5.
ANALOG INPUT
(VIN+ – VIN–)
100...000
100...001
100...010
111...111
000...000
000...001
011...110
011...111
ADC
CODE
1LSB = 2
VREF/4096
–VREF + 1LSB
0LSB
+VREF – 1LSB
Figure 5. Ideal Transfer Characteristics
TYPICAL CONNECTION DIAGRAM
Figure 6 shows a typical connection diagram for the AD7450
for both 5 V and 3 V supplies. In this setup, the GND pin is
connected to the analog ground plane of the system. The VREF
pin is connected to either a 2.5 V or a 1.25 V decoupled reference
source, depending on the power supply, to set up the analog
input range. The common-mode voltage has to be set up exter-
nally and is the value that the two inputs are centered on. For
more details on driving the differential inputs and setting up the
common mode, see the Driving Differential Inputs section.
The conversion result for the ADC is output in a 16-bit word
consisting of four leading zeros followed by the MSB of the
12-bit result. For applications where power consumption is of
concern, the power-down mode should be used between
conversions, or bursts of several conversions, to improve power
performance. See Modes of Operation section.
Rev. A
相关PDF资料
PDF描述
VI-2TL-MX-S CONVERTER MOD DC/DC 28V 75W
AD7781BRZ IC ADC 20BIT 1CH LP SD 14SOIC
VI-2TK-MX-S CONVERTER MOD DC/DC 40V 75W
VI-2TJ-MX-S CONVERTER MOD DC/DC 36V 75W
VE-B2J-MY CONVERTER MOD DC/DC 36V 50W
相关代理商/技术参数
参数描述
AD7450AR-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin SOIC N T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 1MSPS 12-BIT SERL 8SOIC N - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:3V/5V DIFFERENTIAL INPUT 12 BIT SAR IC - Tape and Reel
AD7450AR-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin SOIC N T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 1MSPS 12-BIT SERL 8SOIC N - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:3V/5V DIFFERENTIAL INPUT 12BIT SAR IC - Tape and Reel
AD7450ARZ 功能描述:IC ADC 12BIT DIFF-IN 1MSPS 8SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率(每秒):20M 数据接口:并联 转换器数目:2 功率耗散(最大):155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:Digi-Reel® 输入数目和类型:4 个单端,单极;2 个差分,单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6
AD7450ARZ-REEL 功能描述:IC ADC 12BIT DIFF IN 1MSPS 8SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7450ARZ-REEL7 功能描述:IC ADC 12BIT DIFF IN 1MSPS 8SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极