参数资料
型号: AD7490BRUZ
厂商: Analog Devices Inc
文件页数: 14/29页
文件大小: 0K
描述: IC ADC 12BIT 16CH 1MSPS 28TSSOP
产品变化通告: IDD Specification Change 17/Jun/2009
标准包装: 50
位数: 12
采样率(每秒): 1M
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 12.5mW
电压电源: 单电源
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 28-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 28-TSSOP
包装: 管件
输入数目和类型: 16 个单端,单极
产品目录页面: 778 (CN2011-ZH PDF)
AD7490
Data Sheet
Rev. D | Page 20 of 28
Auto Shutdown (PM1 = 0, PM0 = 1)
In this mode, the AD7490 automatically enters shutdown at the
end of each conversion when the control register is updated.
When the part is in shutdown, the track-and-hold is in hold
mode. Figure 24 shows the general diagram of the operation of
the AD7490 in this mode.
In shutdown mode, all internal circuitry on the AD7490 is
powered down. The part retains information in the control
register during shutdown. The AD7490 remains in shutdown
until the next CS falling edge it receives. On this CS falling edge,
the track-and-hold that was on hold while the part was in shut-
down mode returns to track-and-hold. Wake-up time from auto
shutdown is 1 μs, and the user should ensure that 1 μs elapses
before attempting a valid conversion. When running the AD7490
with a 20 MHz clock, one dummy cycle of 16 × SCLK should be
sufficient to ensure the part is fully powered up. During this
dummy cycle, the contents of the control register should remain
unchanged; therefore, the WRITE bit should be 0 on the DIN
line. This dummy cycle effectively halves the throughput rate of
the part, with every other conversion result being valid. In this
mode, the power consumption of the part is greatly reduced
with the part entering shutdown at the end of each conversion.
When the control register is programmed to move into auto
shutdown, it does so at the end of the conversion. The user can
move the ADC in and out of the low power state by controlling
the CS signal.
Auto Standby (PM1 = PM0 = 0)
In this mode, the AD7490 automatically enters standby mode at
the end of each conversion when the control register is updated.
Figure 25 shows the general diagram of the operation of the
AD7490 in this mode. When the part is in standby, portions of
the AD7490 are powered-down, but the on-chip bias generator
remains powered up. The part retains information in the control
register during standby. The AD7490 remains in standby until it
receives the next CS falling edge. On this CS falling edge, the
track-and-hold that was on hold while the part was in standby
returns to track. Wake-up time from standby is 1 μs; the user
should ensure that 1 μs elapses before attempting a valid conver-
sion on the part in this mode. When running the AD7490 with
a 20 MHz clock, one dummy cycle of 16 × SCLK should be
sufficient to ensure the part is fully powered up. During this
dummy cycle, the contents of the control register should remain
unchanged; therefore, the WRITE bit should be set to 0 on the
DIN line. This dummy cycle effectively halves the throughput
rate of the part with every other conversion result being valid.
In this mode, the power consumption of the part is greatly
reduced with the part entering standby at the end of each con-
version. When the control register is programmed to move into
auto standby, it does so at the end of the conversion. The user
can move the ADC in and out of the low power state by
controlling the CS signal.
0
269
1-
0
23
SCLK
116
DOUT
DIN
CS
DUMMY CONVERSION
CONTROL REGISTER IS LOADED ON THE
FIRST 12 CLOCKS, PM1 = 0, PM0 = 1
CONTROL REGISTER CONTENTS SHOULD
NOT CHANGE, WRITE BIT = 0
PART ENTERS
SHUTDOWN ON CS
RISING EDGE AS
PM1 = 0, PM0 = 1
PART IS FULLY
POWERED UP
TO KEEP PART IN THIS MODE, LOAD PM1 = 0, PM0 = 1
IN CONTROL REGISTER OR SET WRITE BIT = 0
CHANNE L IDENTIFIER BITS + CONVERSION RESULT
DATA IN TO CONTROL/SHADOW REGISTER
CHANNE L IDENTIFIER BITS + CONVERSION RESULT
DATA IN TO CONTROL/SHADOW REGISTER
INVALID DATA
PART ENTERS
SHUTDOWN ON CS
RISING EDGE AS
PM1 = 0, PM0 = 1
PART BEGINS
TO POWER
UP ON CS
FALLING EDGE
Figure 24. Auto Shutdown Mode Operation
02
691
-02
4
SCLK
112
16
1
12
16
1
12
16
DOUT
DIN
CS
DUMMY CONVERSION
CONTROL REGISTER IS LOADED ON THE
FIRST 12 CLOCKS, PM1 = 0, PM0 = 0
CONTROL REGISTER CONTENTS SHOULD
REMAIN UNCHANGED, WRITE BIT = 0
PART IS FULLY
POWERED UP
TO KEEP PART IN THIS MODE, LOAD PM1 = 0,
PM0 = 0 IN CONTROL REGISTER
PART ENTERS
STANDBY ON CS
RISING EDGE AS
PM1 = 0, PM0 = 0
PART ENTERS
STANDBY ON CS
RISING EDGE AS
PM1 = 0, PM0 = 0
PART BEGINS
TO POWER
UP ON CS
FALLING EDGE
CHANNE L IDENTIFIER BITS + CONVERSION RESULT
INVALID DATA
DATA IN TO CONTROL/SHADOW REGISTER
Figure 25. Auto Standby Mode Operation
相关PDF资料
PDF描述
VI-2VR-IX-B1 CONVERTER MOD DC/DC 7.5V 75W
LTC2410IGN#PBF IC ADC 24BIT DIFF INP/REF 16SSOP
AD7680BRMZ IC ADC 16BIT LP UNIPOLAR 8-MSOP
AD7472ARUZ IC ADC 12BIT PAR 1.5MSPS 24TSSOP
ISL3333IRZ IC TXRX RS485/422 2PRT 40-QFN
相关代理商/技术参数
参数描述
AD7490BRUZ-REEL 功能描述:IC ADC 12BIT 16CHAN 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7490BRUZ-REEL7 功能描述:IC ADC 12BIT 16CHAN 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7490SRU-EP-RL7 功能描述:模数转换器 - ADC 12-BIT 16CH IC w/ Sequencer RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体:
AD7492 制造商:AD 制造商全称:Analog Devices 功能描述:Evaluation Board for 12-bit high speed, low power, successive-approximation ADC
AD7492_01 制造商:AD 制造商全称:Analog Devices 功能描述:1.25 MSPS, 16 mW Internal REF and CLK, 12-Bit Parallel ADC