- 您现在的位置：买卖IC网 > PDF目录10255 > AD7492ARUZ-REEL (Analog Devices Inc)IC ADC 12BIT REF/CLOCK 24TSSOP PDF资料下载
参数资料
| 型号： | AD7492ARUZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/24页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT REF/CLOCK 24TSSOP |
| 标准包装： | 2,500 |
| 位数： | 12 |
| 采样率（每秒）： | 1M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 16.5mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 24-TSSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个单端，单极 |
| 配用： | EVAL-AD7492CBZ-ND - BOARD EVALUATION FOR AD7492 |
AD7492
Rev. A | Page 13 of 24
CIRCUIT DESCRIPTION
CONVERTER OPERATION
The AD7492 is a 12-bit successive approximation analog-to-
digital converter based around a capacitive DAC. The AD7492
12 shows a very simplified schematic of the ADC. The control
logic, SAR register, and capacitive DAC are used to add and
subtract fixed amounts of charge from the sampling capacitor to
bring the comparator back into a balanced condition.
SWITCHES
SAR
CONTROL LOGIC
COMPARATOR
VREF
VIN
CONTROL
INPUTS
CAPACITIVE
DAC
OUTPUT DATA
12-BIT PARALLEL
01
12
8-
0
12
Figure 12. Simplified Block Diagram of AD7492
Figure 13 shows the ADC during its acquisition phase. SW2 is
closed and SW1 is in Position A. The comparator is held in a
balanced condition and the sampling capacitor acquires the
signal on VIN.
COMPARATOR
CONTROL LOGIC
AGND
2k
SW2
SW1
A
B
VIN
CAPACITIVE
DAC
01
12
8-
0
13
Figure 13. ADC Acquisition Phase
Figure 14 shows the ADC during conversion. When conversion
starts, SW2 opens and SW1 moves to Position B, causing the
comparator to become unbalanced. The ADC then runs
through its successive approximation routine and brings the
comparator back into a balanced condition. When the
comparator is rebalanced, the conversion result is available in
the SAR register.
COMPARATOR
CONTROL LOGIC
AGND
SW2
SW1
A
B
2k
VIN
CAPACITIVE
DAC
01
12
8-
0
14
Figure 14. ADC Conversion Phase
TYPICAL CONNECTION DIAGRAM
Figure 15 shows a typical connection diagram for the AD7492.
Conversion is initiated by a falling edge on CONVST. Once
CONVST goes low the BUSY signal goes high, and at the end of
the conversion, the falling edge of BUSY is used to activate an
interrupt service routine. The CS and RD lines are then activated
in parallel to read the 12 data bits. The internal band gap
reference voltage is 2.5 V, providing an analog input range of 0 V
to 2.5 V, making the AD7492 a unipolar A/D. A capacitor with a
minimum capacitance of 100 nF is needed at the output of the
REF OUT pin as it stabilizes the internal reference value. It is
recommended to perform a dummy conversion after power-up as
the first conversion result could be incorrect. This also ensures
that the part is in the correct mode of operation. The CONVST
pin should not be floating when power is applied, as a rising edge
on CONVST might not wake up the part.
logic output voltage values being either 0 V or DVDD. The
voltage applied to VDRIVE controls the voltage value of the output
logic signals and the input logic signals. For example, if DVDD is
supplied by a 5 V supply and VDRIVE by a 3 V supply, the logic
output voltage levels would be either 0 V or 3 V. This feature
allows the AD7492 to interface to 3 V parts while still enabling
the A/D to process signals at 5 V supply.
100nF
2.5V
0V TO 2.5V
1nF
AD7492
REF OUT
CS
BUSY
CONVST
RD
++
C/P
PARALLELED
INTERFACE
10F
0.1F
47F
AVDD
VDRIVE
DVDD
VIN
ANALOG
SUPPLY
2.7V TO 5.25V
PS/FS
0
112
8-
0
15
DB0 TO
DB9 (DB11)
Figure 15. Typical Connection Diagram
ADC TRANSFER FUNCTION
The output coding of the AD7492 is straight binary. The
designed code transitions occur at successive integer LSB values
(that is, 1 LSB, 2 LSB, etc.). The LSB size equals 2.5/4096 for the
AD7492. The ideal transfer characteristic for the AD7492 is
shown in Figure 16.
相关PDF资料 |
PDF描述 |
|---|---|
| AD7492ARUZ-4REEL | IC ADC 12BIT REF/CLOCK 24TSSOP |
| 5282-6SG-3DC | CONN RCPT 6POS CABLE SKT |
| AD7492ARZ-REEL | IC ADC 12BIT W/REF W/CLK 24-SOIC |
| VI-J4X-MX-S | CONVERTER MOD DC/DC 5.2V 75W |
| VI-J4W-MX-S | CONVERTER MOD DC/DC 5.5V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7492ARUZ-REEL1 | 制造商:AD 制造商全称:Analog Devices 功能描述:1.25 MSPS, 16 mW Internal REF and CLK, 12-Bit Parallel ADC |
| AD7492ARUZ-REEL7 | 功能描述:IC ADC 12BIT REF/CLOCK 24TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7492ARUZ-REEL71 | 制造商:AD 制造商全称:Analog Devices 功能描述:1.25 MSPS, 16 mW Internal REF and CLK, 12-Bit Parallel ADC |
| AD7492ARZ | 功能描述:IC ADC 12BIT PAR 1MSPS 24SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7492ARZ-5 | 功能描述:IC ADC 12BIT REF/CLOCK 24SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
发布紧急采购，3分钟左右您将得到回复。