参数资料
型号: AD7674ASTZ
厂商: Analog Devices Inc
文件页数: 16/28页
文件大小: 0K
描述: IC ADC 18BIT 800KSPS 48-LQFP
产品培训模块: ADC Applications
ADC Architectures
ADC DC/AC Performance
标准包装: 1
系列: PulSAR®
位数: 18
采样率(每秒): 800k
数据接口: 串行,并联
转换器数目: 1
功率耗散(最大): 138mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-LQFP
供应商设备封装: 48-LQFP(7x7)
包装: 托盘
输入数目和类型: 1 个差分,双极
产品目录页面: 778 (CN2011-ZH PDF)
配用: EVAL-AD7674CBZ-ND - BOARD EVALUATION FOR AD7674
AD7674
Rev. A | Page 23 of 28
degradation of the conversion result could occur. This is
particularly important during the second half of the conversion
phase because the AD7674 provides error correction circuitry
that can correct for an improper bit decision made during the
first half of the conversion phase. For this reason, it is
recommended that when an external clock is being provided, it
is a discontinuous clock that only toggles when BUSY is low or,
more importantly, that it does not transition during the latter
half of BUSY high.
External Discontinuous Clock Data Read after
Conversion
Though maximum throughput cannot be achieved using this
mode, it is the most recommended of the serial slave modes.
Figure 42 shows the detailed timing diagrams of this method.
After a conversion is complete, indicated by BUSY returning
low, the result of this conversion can be read while both CS and
RD are low. Data is shifted out MSB first with 18 clock pulses,
and is valid on the rising and falling edge of the clock.
Among the advantages of this method, the conversion
performance is not degraded because there are no voltage
transients on the digital interface during the conversion process.
Also, data can be read at speeds up to 40 MHz, accommodating
both slow digital host interface and the fastest serial reading.
Finally, in this mode only, the AD7674 provides a daisy-chain
feature using the RDC/SDIN input pin to cascade multiple
converters together. This feature is useful for reducing
component count and wiring connections when desired (for
instance, in isolated multiconverter applications).
An example of the concatenation of two devices is shown in
Figure 44. Simultaneous sampling is possible by using a
common CNVST signal. It should be noted that the RDC/SDIN
input is latched on the edge of SCLK opposite the one used to
shift out data on SDOUT. Thus, the MSB of the upstream
converter follows the LSB of the downstream converter on the
next SCLK cycle.
SCLK
SDOUT
D17
D16
D1
D0
D15
X17
X16
X15
X1
X0
Y17
Y16
BUSY
SDIN
INVSCLK = 0
X17
X16
X
12
3
16
17
18
19
20
EXT/INT = 1
RD = 0
t35
t36 t37
t31
t32
t34
t16
t33
CS
03083-0-042
Figure 42. Slave Serial Data Timing for Reading (Read after Convert)
相关PDF资料
PDF描述
AD7984BRMZ IC ADC 18BIT 1.3MSPS SAR 10MSOP
MAX9040AEUK+T IC COMPARATOR SNGL SOT23-5
AD7671ASTZ IC ADC 16BIT CMOS 1MSPS 48-LQFP
MAX9013EUA+T IC COMPARATOR TTL 8-UMAX
MAX9013ESA+T IC COMPARATOR TTL 8-SOIC
相关代理商/技术参数
参数描述
AD7674ASTZ1 制造商:AD 制造商全称:Analog Devices 功能描述:18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
AD7674ASTZL 制造商:AD 制造商全称:Analog Devices 功能描述:18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
AD7674ASTZRL 功能描述:IC ADC 18BIT 800KSPS 48-LQFP T/R RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
AD7675 制造商:AD 制造商全称:Analog Devices 功能描述:16-Bit, 100 kSPS, Differential ADC
AD7675ACP 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 16-bit Parallel/Serial 48-Pin LFCSP EP