- 您现在的位置：买卖IC网 > PDF目录10306 > AD7709BRUZ-REEL7 (Analog Devices Inc)IC ADC 16BIT SIGMA-DELTA 24TSSOP PDF资料下载
参数资料
| 型号： | AD7709BRUZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 4/32页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT SIGMA-DELTA 24TSSOP |
| 标准包装： | 1,000 |
| 位数： | 16 |
| 采样率（每秒）： | 105 |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 3.75mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 24-TSSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 2 个差分，单极；2 个差分，双极；4 个伪差分，单极；4 个伪差分，双极 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
REV. A
AD7709
–12–
As shown in the block diagram, the Sinc
3 filter outputs alternately
contain +VOS and –VOS, where VOS is the respective channel offset.
This offset is removed by performing a running average of 2, which
means that the settling time to any change in programming of
the ADC will be twice the normal conversion time, while an
asynchronous step change on the analog input will not be fully
reflected until the third subsequent output.
t
f
t
SETTLE
ADC
=
=
2
The allowable range for SF is 13 to 255, with a default of 69
(45H). The corresponding conversion rates, conversion times,
and settling times are shown in Table I. Note that the conver-
sion time increases by 0.732 ms for each increment in SF.
FREQUENCY – Hz
0
–140
–200
0
650
50 100 150 200 250 300 350 400 450 500 550 600
700
A
TTENUA
TION
–
dB
–20
–120
–160
–180
–60
–100
–40
–80
SF = 13
OUTPUT DATA RATE = 105Hz
INPUT BANDWIDTH = 25.2Hz
FIRST NOTCH = 52.5Hz
50Hz REJECTION = –23.6dB, 50Hz
1Hz REJECTION = –20.5dB
60Hz REJECTION = –14.6dB, 60Hz
1Hz REJECTION = –13.6dB
Figure 5. Filter Profile with SF = 13
FREQUENCY – Hz
0
–80
–160
0
100
10
A
TTENUA
TION
–
dB
20
30
40
50
60
70
80
90
–20
–40
–120
–140
–60
–100
SF = 82
OUTPUT DATA RATE = 16.65Hz
INPUT BANDWIDTH = 4Hz
50Hz REJECTION = –171dB, 50Hz
1Hz REJECTION = –100dB
60Hz REJECTION = –58dB, 60Hz
1Hz REJECTION = –53dB
Figure 6. Filter Profile with SF = 82
Table I. ADC Conversion and Settling Times for Various
SF Words
Data Update Rate
Settling Time
SF Word
fADC (Hz)
tSETTLE (ms)
13
105.3
19.04
69 (Default)
19.79
101.07
255
5.35
373.54
Normal mode rejection is the major function of the digital filter
on the AD7709. The normal mode 50
± 1 Hz rejection with an
SF word of 82 is typically –100 dB. The 60
± 1 Hz rejection with
SF = 68 is typically –100 dB. Simultaneous 50 Hz and 60 Hz
rejection of better than 60 dB is achieved with an SF of 69.
Choosing an SF word of 69 places notches at both 50 Hz and
60 Hz. Figures 5 to 8 show the filter rejection for a selection
of SF words.
FREQUENCY – Hz
0
–80
–160
0
100
10
A
TTENUA
TION
–
dB
20
30
40
50
60
70
80
90
–20
–40
–120
–140
–60
–100
SF = 69
OUTPUT DATA RATE = 19.8Hz
INPUT BANDWIDTH = 4.74Hz
FIRST NOTCH = 9.9Hz
50Hz REJECTION = –66dB, 50Hz
1Hz REJECTION = –60dB
60Hz REJECTION = –117dB, 60Hz
1Hz REJECTION = –94dB
Figure 7. Filter Profile with Default SF = 69 Giving Filter
Notches at Both 50 Hz and 60 Hz
FREQUENCY – Hz
0
–80
–160
0
100
10
A
TTENUA
TION
–
dB
20
30
40
50
60
70
80
90
–20
–40
–120
–140
–60
–100
SF = 255
OUTPUT DATA RATE = 5.35Hz
INPUT BANDWIDTH = 1.28Hz
50Hz REJECTION = –93dB, 50Hz
1Hz REJECTION = –93dB
60Hz REJECTION = –74dB, 60Hz
1Hz REJECTION = –68dB
Figure 8. Filter Profile with SF = 255
相关PDF资料 |
PDF描述 |
|---|---|
| MS27467T21B11B | CONN HSG PLUG 11POS STRGHT SCKT |
| VI-BN0-IX-B1 | CONVERTER MOD DC/DC 5V 75W |
| D38999/20WG75AN | CONN HSG RCPT 4POS WALL MT PINS |
| VI-BN0-IW-B1 | CONVERTER MOD DC/DC 5V 100W |
| VI-2NV-CU-S | CONVERTER MOD DC/DC 5.8V 200W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD770JD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter， 8-Bit |
| AD770KD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter， 8-Bit |
| AD770SD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter， 8-Bit |
| AD7710 | 制造商:AD 制造商全称:Analog Devices 功能描述:Signal Conditioning ADC |
发布紧急采购，3分钟左右您将得到回复。