参数资料
型号: AD7709BRUZ
厂商: Analog Devices Inc
文件页数: 29/32页
文件大小: 0K
描述: IC ADC 16BIT SIGMA-DELTA 24TSSOP
标准包装: 62
位数: 16
采样率(每秒): 105
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 3.75mW
电压电源: 单电源
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 24-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 24-TSSOP
包装: 管件
输入数目和类型: 2 个差分,单极;2 个差分,双极;4 个伪差分,单极;4 个伪差分,双极
产品目录页面: 778 (CN2011-ZH PDF)
REV. A
AD7709
–6–
TIMING CHARACTERISTICS1, 2
Limit at TMIN, TMAX
Parameter
(A, B Version)
Unit
Conditions/Comments
t1
30.5176
ms typ
Crystal Oscillator Period
t2
50
ns min
RESET Pulsewidth
Read Operation
t3
0
ns min
RDY to CS Setup Time
t4
0
ns min
CS Falling Edge to SCLK Active Edge Setup Time3
t5
4
0
ns min
SCLK Active Edge to Data Valid Delay
3
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.7 V to 3.6 V
t5A
4, 5
0
ns min
CS Falling Edge to Data Valid Delay
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.7 V to 3.6 V
t6
100
ns min
SCLK High Pulsewidth
t7
100
ns min
SCLK Low Pulsewidth
t8
0
ns min
CS Rising Edge to SCLK Inactive Edge Hold Time3
t9
6
10
ns min
Bus Relinquish Time after SCLK Inactive Edge
3
80
ns max
t10
100
ns max
SCLK Active Edge to
RDY High3, 7
Write Operation
t11
0
ns min
CS Falling Edge to SCLK Active Edge Setup Time3
t12
30
ns min
Data Valid to SCLK Edge Setup Time
t13
25
ns min
Data Valid to SCLK Edge Hold Time
t14
100
ns min
SCLK High Pulsewidth
t15
100
ns min
SCLK Low Pulsewidth
t16
0
ns min
CS Rising Edge to SCLK Edge Hold Time
NOTES
1 Sample tested during initial release to ensure compliance. All input signals are specified with t
R = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2 See Figures 2 and 3.
3 SCLK active edge is falling edge of SCLK.
4 These numbers are measured with the load circuit of Figure 1 and defined as the time required for the output to cross the V
OL or VOH limits.
5 This specification comes into play only if
CS goes low while SCLK is low. It is required primarily for interfacing to DSP machines.
6 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapo-
lated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the Timing Characteristics table are the true bus relinquish
times of the part and as such are independent of external bus loading capacitances.
7
RDY returns high after a read of the ADC. The same data can be read again, if required, while RDY is high, although care should be taken that subsequent reads do not occur
close to the next output update.
(VDD = 2.7 V to 3.6 V or VDD = 4.75 V to 5.25 V; GND = 0 V; XTAL = 32.768 kHz; Input Logic 0 = 0 V,
Logic 1 = VDD unless otherwise noted.)
相关PDF资料
PDF描述
VI-27L-IX-B1 CONVERTER MOD DC/DC 28V 75W
VI-BNY-MX-B1 CONVERTER MOD DC/DC 3.3V 49.5W
VI-JWF-MY-F4 CONVERTER MOD DC/DC 72V 50W
VI-210-IX-B1 CONVERTER MOD DC/DC 5V 75W
AD9609BCPZ-80 IC ADC 10BIT 80MSPS LP 32LFCSP
相关代理商/技术参数
参数描述
AD7709BRUZ 制造商:Analog Devices 功能描述:IC ADC 16-BIT SIGMA DELTA
AD7709BRUZ-REEL 功能描述:IC ADC 16BIT SIGMA-DELTA 24TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7709BRUZ-REEL7 功能描述:IC ADC 16BIT SIGMA-DELTA 24TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD770JD 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter, 8-Bit
AD770KD 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter, 8-Bit