- 您现在的位置：买卖IC网 > PDF目录10121 > AD7711AR-REEL (Analog Devices Inc)IC ADC 24BIT RTD I SOURCE 24SOIC PDF资料下载
参数资料
| 型号： | AD7711AR-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT RTD I SOURCE 24SOIC |
| 标准包装： | 1,000 |
| 位数： | 24 |
| 采样率（每秒）： | 1.03k |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 52.5mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 80°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC W |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个单端，单极；1 个单端，双极；1 个差分，单极；1 个差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
2
REV.G
AD7711
–21–
Write Operation
Data can be written to either the control register or the calibra-
tion registers. In either case, the write operation is not affected
by the
DRDY line and does not have any effect on the status of
DRDY. A write operation to the control register or the calibra-
tion register must always write 24 bits.
Figure 11 shows a write operation to the AD7711. A0 deter-
mines whether a write operation transfers data to the control
register or to the calibration registers. This A0 signal must
remain valid for the duration of the serial write operation. The
falling edge of
TFS enables the internally generated SCLK
output. The serial data to be loaded to the AD7711 must be
valid on the rising edge of this SCLK signal. Data is clocked
into the AD7711 on the rising edge of the SCLK signal with the
MSB transferred first. On the last active high time of SCLK, the
LSB is loaded to the AD7711. Subsequent to the next falling
edge of SCLK, the SCLK output is turned off. (The timing dia-
gram in Figure 11 assumes a pull-up resistor on the SCLK line.)
External Clocking Mode
The AD7711 is configured for external clocking mode by tying
the MODE pin low. In this mode, SCLK of the AD7711 is config-
ured as an input, and an external serial clock must be provided to
this SCLK pin. This external clocking mode is designed for direct
interface to systems that provide a serial clock output that is syn-
chronized to the serial data output, including microcontrollers
such as the 80C51, 87C51, 68HC11, 68HC05, and most digital
signal processors.
Read Operation
As with self-clocking mode, data can be read from either the
output register, the control register, or the calibration registers.
A0 determines whether the data read accesses data from the
control register or from the output/calibration registers. This A0
signal must remain valid for the duration of the serial read
operation. With A0 high, data is accessed from either the output
register or from the calibration registers. With A0 low, data is
accessed from the control register.
The function of the
DRDY line is dependent only on the output
update rate of the device and the reading of the output data
register.
DRDY goes low when a new data-word is available in
the output data register. It is reset high when the last bit of data
(either the 16th bit or 24th bit) is read from the output register.
If data is not read from the output register, the
DRDY line
remains low. The output register continues to be updated at the
output update rate, but
DRDY will not indicate this. A read
from the device in this circumstance accesses the most recent
word in the output register. If a new data-word becomes avail-
able to the output register while data is being read from the
output register,
DRDY will not indicate this and the new data-
word will be lost to the user.
DRDY is not affected by reading
from the control register or the calibration register.
Data can be accessed from the output data register only when
DRDY is low. If RFS goes low while DRDY is high, no data
transfer will take place.
DRDY does not have any effect on reading
data from the control register or from the calibration registers.
t15
t17
t10
t9
t19
t18
t16
t14
MSB
LSB
SDATA (I)
SCLK (O)
TFS (I)
A0 (I)
Figure 11. Self-Clocking Mode, Control/Calibration Register Write Operation
相关PDF资料 |
PDF描述 |
|---|---|
| PT06A-24-61P | CONN PLUG 61POS W/PINS SOLDER |
| IDT7281L15PA8 | IC MEM FIFO 512X9 15NS 56-TSSOP |
| IDT72V02L25J | IC FIFO ASYNCH 1KX9 25NS 32PLCC |
| MS3106A20-7PY | CONN PLUG 8POS STRAIGHT W/PINS |
| MS27656E19B32P | CONN RCPT 32POS WALL MNT W/PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7711AR-REEL7 | 功能描述:IC ADC 24BIT RTD I SOURCE 24SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7711ARZ | 功能描述:IC ADC 24BIT RTD I SOURCE 24SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| AD7711ARZ | 制造商:Analog Devices 功能描述:LC 2MOS SIGNAL CONDITIONING ANALOG/DIGIT |
| AD7711ARZ-REEL | 功能描述:IC ADC 24BIT RTD I SOURCE 24SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7711ARZ-REEL7 | 功能描述:IC ADC 24BIT RTD I SOURCE 24SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。