- 您现在的位置：买卖IC网 > PDF目录10524 > AD7723BSZ (Analog Devices Inc)IC ADC 16BIT SIGMA-DELTA 44MQFP PDF资料下载
参数资料
| 型号： | AD7723BSZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/32页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT SIGMA-DELTA 44MQFP |
| 标准包装： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 1.2M |
| 数据接口： | 串行，并联 |
| 转换器数目： | 1 |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-QFP |
| 供应商设备封装： | 44-MQFP（10x10） |
| 包装： | 托盘 |
| 输入数目和类型： | 1 个差分，单极；1 个差分，双极 |
| 配用： | EVAL-AD7723CBZ-ND - BOARD EVALUATION FOR AD7723 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
AD7723
Rev. C | Page 25 of 32
SERIAL INTERFACE
The AD7723’s serial data interface can operate in three modes,
depending on the application requirements. The timing
diagrams in Figure 4, Figure 5, and Figure 6 show how the
AD7723 may be used to transmit its conversion results. Table 3
shows the control inputs required to select each serial mode and
the digital filter operating mode. The AD7723 operates solely in
the master mode, providing three serial data output pins for
transfer of the conversion results. The serial data clock output,
SCO, serial data output, SDO, and frame sync output, FSO, are
all synchronous with CLKIN. FSO is continuously output at the
conversion rate of the ADC.
Serial data shifts out of the SDO pin synchronous with SCO.
The FSO is used to frame the output data transmission to an
external device. An output data transmission is either 16 or 32
SCO cycles in duration (see Table 3). Serial data shifts out of the
SDO pin, MSB first, LSB last, for a duration of 16 SCO cycles. In
Serial Mode 1, SDO outputs 0s for the last 16 SCO cycles of the
32-cycle data transmission frame.
The clock format pin, CFMT, selects the active edge of SCO.
With CFMT tied logic low, the serial interface outputs FSO and
SDO change state on the SCO rising edge and are valid on the
falling edge of SCO. With CFMT set high, FSO and SDO
change state on the falling SCO edge and are valid on the SCO
rising edge.
The frame sync input, FSI, can be used if the AD7723
conversion process must be synchronized to an external source.
FSI allows the conversion data presented to the serial interface
to be a filtered and decimated result derived from a known
point in time. A common frame sync signal can be applied to
two or more AD7723s to synchronize them to a common
master clock.
When FSI is applied for the first time, the digital filter
sequencer counter is reset to 0, the AD7723 interrupts the
current data transmission, reloads the output shift register,
resets SCO, and transmits the conversion result. Synchro-
nization starts immediately and the following conversions are
invalid while the digital filter settles. FSI can be applied once
after power-up, or it can be a periodic signal, synchronous to
CLKIN, occurring every 32 CLKIN cycles. Subsequent FSI
inputs applied every 32 CLKIN cycles do not alter the serial
data transmission and do not reset the digital filter sequencer
counter. FSI is an optional signal; if synchronization is not
required, FSI can be tied to a logic low and the AD7723
generates FSO outputs.
In Serial Mode 1, the control input, SFMT, can be used to select
the format for the serial data transmission (see Figure 4). FSO is
either a pulse, approximately one SCO cycle in duration, or a
square wave with a period of 32 SCO cycles. With a logic low
level on SFMT, FSO pulses high for one SCO cycle at the
beginning of a data transmission frame. With a logic high level
on SFMT, FSO goes low at the beginning of a data transmission
frame and returns high after 16 SCO cycles.
Note that in Serial Mode 1, FSI can be used to synchronize the
AD7723 if SFMT is set to a logic high. If SFMT is set low, the
FSI input has no effect on synchronization.
In Serial Mode 2 and Serial Mode 3, SFMT should be tied high.
TSI and DOE should be tied low in these modes. The FSO is a
pulse, approximately one SCO cycle in duration, occurring at
the beginning of the serial data transmission.
TWO-CHANNEL MULTIPLEXED OPERATION
Two additional serial interface control pins, DOE and TSI, are
provided to allow the serial data outputs of two AD7723s, to
easily share one serial data line when operating in Serial
Mode 1. Figure 45 shows the connection diagram. Since a serial
data transmission frame lasts 32 SCO cycles, two ADCs can
share a single data line by alternating transmission of their 16-
bit output data onto one SDO pin.
AD7723
MASTER
AD7723
SLAVE
FSI
SFMT
TSI
FSI
CLKIN
DOE
CFMT
SDO
SCO
FSO
CLKIN
TSI
CFMT
SFMT
DOE
SDO
SCO
FSO
DVDD
DGND
FROM
CONTROL
LOGIC
TO HOST
PROCESSOR
01186-045
Figure 45. Serial Mode 1 Connection for Two-Channel Multiplexed Operation
The data output enable pin, DOE, controls the SDO output
buffer. When the logic level on DOE matches the state of the
TSI pin, the SDO output buffer drives the serial data line;
otherwise, the output of the buffer goes high impedance. The
serial format pin, SFMT, is set high to choose the frame sync
output format. The clock format pin, CFMT, is set low so that
serial data is made available on SDO after the rising edge of
SCO and can be latched on the SCO falling edge.
相关PDF资料 |
PDF描述 |
|---|---|
| AMIS41683CANN1G | TRANSCEIVER CAN 3.3V 14-SOIC |
| AD7572AANZ03 | IC ADC 12BIT HS LC2MOS 24DIP |
| VE-25N-IW-F3 | CONVERTER MOD DC/DC 18.5V 100W |
| VE-25N-IW-F2 | CONVERTER MOD DC/DC 18.5V 100W |
| VE-20V-MX | CONVERTER MOD DC/DC 5.8V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7723BSZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC |
| AD7723BSZ-REEL | 功能描述:IC ADC 16BIT SIGMA-DELTA 44MQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7723BSZ-REEL1 | 制造商:AD 制造商全称:Analog Devices 功能描述:16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC |
| AD7724 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual CMOS Modulators |
| AD7724ACPZ | 功能描述:IC MOD SIGMA-DELTA DUAL 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。