参数资料
型号: AD7730LBRU-REEL
厂商: Analog Devices Inc
文件页数: 2/53页
文件大小: 0K
描述: IC ADC TRANSDUCER BRIDGE 24TSSOP
标准包装: 2,500
位数: 24
通道数: 1
功率(瓦特): 125mW
电压 - 电源,模拟: 4.75 V ~ 5.25 V
电压 - 电源,数字: 2.7 V ~ 5.25 V
封装/外壳: 24-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 24-TSSOP
包装: 带卷 (TR)
配用: EVAL-AD7730LEBZ-ND - BOARD EVALUATION FOR AD7730
EVAL-AD7730EBZ-ND - BOARD EVAL FOR AD7730
AD7730/AD7730L
–10–
OUTPUT NOISE AND RESOLUTION SPECIFICATION
The AD7730 can be programmed to operate in either chop mode or nonchop mode. The chop mode can be enabled in ac-excited or
dc-excited applications; it is optional in dc-excited applications, but chop mode must be enabled in ac-excited applications. These
options are discussed in more detail in later sections. The chop mode has the advantage of lower drift numbers and better noise im-
munity, but the noise is approximately 20% higher for a given –3 dB frequency and output data rate. It is envisaged that the majority
of weigh-scale users of the AD7730 will operate the part in chop mode to avail themselves of the excellent drift performance and
noise immunity when chopping is enabled. The following tables outline the noise performance of the part in both chop and nonchop
modes over all input ranges for a selection of output rates. Settling time refers to the time taken to get an output that is 100% settled
to new value.
Output Noise (CHP = 1)
This mode is the primary mode of operation of the device. Table I shows the output rms noise for some typical output update rates
and –3 dB frequencies for the AD7730 when used in chopping mode (CHP of Filter Register = 1) with a master clock frequency of
4.9152 MHz. These numbers are typical and are generated at a differential analog input voltage of 0 V. The output update rate is
selected via the SF0 to SF11 bits of the Filter Register. Table II, meanwhile, shows the output peak-to-peak resolution in counts for
the same output update rates. The numbers in brackets are the effective peak-to-peak resolution in bits (rounded to the nearest 0.5
LSB). It is important to note that the numbers in Table II represent the resolution for which there will be no code flicker within a
six-sigma limit. They are not calculated based on rms noise, but on peak-to-peak noise.
The numbers are generated for the bipolar input ranges. When the part is operated in unipolar mode, the output noise will be the
same as the equivalent bipolar input range. As a result, the numbers in Table I will remain the same for unipolar ranges while the
numbers in Table II will change. To calculate the numbers for Table II for unipolar input ranges simply divide the peak-to-peak
resolution number in counts by two or subtract one from the peak-to-peak resolution number in bits.
Table I. Output Noise vs. Input Range and Update Rate (CHP = 1)
Typical Output RMS Noise in nV
Output
–3 dB
SF
Settling Time
Input Range
Data Rate Frequency
Word
Normal Mode
Fast Mode
= 80 mV
= 40 mV
= 20 mV
= 10 mV
50 Hz
1.97 Hz
2048
460 ms
60 ms
115
75
55
40
100 Hz
3.95 Hz
1024
230 ms
30 ms
155
105
75
60
150 Hz
5.92 Hz
683
153 ms
20 ms
200
135
95
70
200 Hz*
7.9 Hz
512
115 ms
15 ms
225
145
100
80
400 Hz
15.8 Hz
256
57.5 ms
7.5 ms
335
225
160
110
*Power-On Default
Table II. Peak-to-Peak Resolution vs. Input Range and Update Rate (CHP = 1)
Peak-to-Peak Resolution in Counts (Bits)
Output
–3 dB
SF
Settling Time
Input Range
Data Rate Frequency
Word
Normal Mode
Fast Mode
= 80 mV
= 40 mV
= 20 mV
= 10 mV
50 Hz
1.97 Hz
2048
460 ms
60 ms
230k (18)
175k (17.5)
120k (17)
80k (16.5)
100 Hz
3.95 Hz
1024
230 ms
30 ms
170k (17.5)
125k (17)
90k (16.5)
55k (16)
150 Hz
5.92 Hz
683
153 ms
20 ms
130k (17)
100k (16.5)
70k (16)
45k (15.5)
200 Hz*
7.9 Hz
512
115 ms
15 ms
120k (17)
90k (16.5)
65k (16)
40k (15.5)
400 Hz
15.8 Hz
256
57.5 ms
7.5 ms
80k (16.5)
55k (16)
40k (15.5)
30k (15)
*Power-On Default
Output Noise (CHP = 0)
Table III shows the output rms noise for some typical output update rates and –3 dB frequencies for the AD7730 when used in non-
chopping mode (CHP of Filter Register = 0) with a master clock frequency of 4.9152 MHz. These numbers are typical and are gen-
erated at a differential analog input voltage of 0 V. The output update rate is selected via the SF0 to SF11 bits of the Filter Register.
Table IV, meanwhile, shows the output peak-to-peak resolution in counts for the same output update rates. The numbers in brackets
are the effective peak-to-peak resolution in bits (rounded to the nearest 0.5 LSB). It is important to note that the numbers in Table
IV represent the resolution for which there will be no code flicker within a six-sigma limit. They are not calculated based on rms
noise, but on peak-to-peak noise.
The numbers are generated for the bipolar input ranges. When the part is operated in unipolar mode, the output noise will be the
same as the equivalent bipolar input range. As a result, the numbers in Table III will remain the same for unipolar ranges while the
numbers in Table IV will change. To calculate the number for Table IV for unipolar input ranges simply divide the peak-to-peak
resolution number in counts by two or subtract one from the peak-to-peak resolution number in bits.
REV. B
相关PDF资料
PDF描述
VI-B30-IV CONVERTER MOD DC/DC 5V 150W
AD73322LARZ IC ANALOG FRONT END DUAL 28-SOIC
MAX934CSE+ IC COMPARATOR QUAD W/REF 16-SOIC
VI-23X-CV-B1 CONVERTER MOD DC/DC 5.2V 150W
AD7730LBRUZ-REEL7 IC ADC TRANSDUCER BRIDGE 24TSSOP
相关代理商/技术参数
参数描述
AD7730LBRU-REEL7 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率(瓦特):- 电压 - 电源,模拟:3 V ~ 3.6 V 电压 - 电源,数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:带卷 (TR)
AD7730LBRUZ 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率(瓦特):- 电压 - 电源,模拟:3 V ~ 3.6 V 电压 - 电源,数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:带卷 (TR)
AD7730LBRUZ-REEL 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率(瓦特):- 电压 - 电源,模拟:3 V ~ 3.6 V 电压 - 电源,数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:带卷 (TR)
AD7730LBRUZ-REEL7 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率(瓦特):- 电压 - 电源,模拟:3 V ~ 3.6 V 电压 - 电源,数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:带卷 (TR)
AD7730LBRZ 功能描述:IC ADC TRANSDUCER BRIDGE 24SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率(瓦特):- 电压 - 电源,模拟:3 V ~ 3.6 V 电压 - 电源,数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:带卷 (TR)