- 您现在的位置：买卖IC网 > PDF目录10745 > AD7730LBRZ-REEL (Analog Devices Inc)IC ADC TRANSDUCER BRIDGE 24SOIC PDF资料下载
参数资料
| 型号： | AD7730LBRZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/53页 |
| 文件大小： | 0K |
| 描述： | IC ADC TRANSDUCER BRIDGE 24SOIC |
| 标准包装： | 1,000 |
| 位数： | 24 |
| 通道数： | 1 |
| 功率（瓦特）： | 125mW |
| 电压 - 电源，模拟： | 4.75 V ~ 5.25 V |
| 电压 - 电源，数字： | 2.7 V ~ 5.25 V |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC W |
| 包装： | 带卷 (TR) |
| 配用： | EVAL-AD7730LEBZ-ND - BOARD EVALUATION FOR AD7730 EVAL-AD7730EBZ-ND - BOARD EVAL FOR AD7730 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页
AD7730/AD7730L
–20–
DAC Register (RS2–RS0 = 1, 0, 0); Power On/Reset Status: 20 Hex
The DAC Register is an 8-bit register from which data can either be read or to which data can be written. This register provides
the code for the offset-compensation DAC on the part. Table XVI outlines the bit designations for the DAC Register. DR0
through DR7 indicate the bit location, DR denoting the bits are in the DAC Register. DR7 denotes the first bit of the data
stream. The number in brackets indicates the power-on/reset default status of that bit. Figure 5 shows a flowchart for reading
from the registers on the AD7730 and Figure 6 shows a flowchart for writing to the registers on the part.
Table XVI. DAC Register
DR7
DR6
DR5
DR4
DR3
DR2
DR1
DR0
ZERO (0)
DAC5 (1)
DAC4 (0)
DAC3 (0)
DAC2 (0)
DAC1 (0)
DAC0 (0)
Bit
Location
Mnemonic
Description
DR7–DR6
ZERO
A zero must be written to these bits to ensure correct operation of the AD7730.
DR5–DR0
DAC5–DAC0 DAC Selection Bits. These bits program the output of the offset DAC. The DAC is effectively
6 bits with one sign bit (DAC5) and five magnitude bits. With DAC5 at 1, the DAC output
subtracts from the analog input before it is applied to the PGA. With DAC5 at 0, the DAC
output adds to the analog input before it is applied to the PGA. The DAC output is given by
(VREF/62.5)
× (D/32) = (VREF/2000) × D where D is the decimal equivalent of bits DAC4 to
DAC0. Thus, for a 5 V reference applied across the REF IN pins, the DAC resolution is 2.5 mV
and offsets in the range –77.5 mV to +77.5 mV can be removed from the analog input signal
before it is applied to the PGA. Note, that the HIREF bit has no effect on the DAC range or
resolution, it controls the ADC range only.
Offset Calibration Register (RS2–RS0 = 1, 0, 1); Power-On/Reset Status: 800000 Hex
The AD7730 contains three 24-bit Offset Calibration Registers, labelled Offset Calibration Register 0 to Offset Calibration Reg-
ister 2, to which data can be written and from which data can be read. The three registers are totally independent of each other.
The Offset Calibration Register is used in conjunction with the associated Gain Calibration Register to form a register pair. The
calibration register pair used to scale the output is as outlined in Table XIII. The Offset Calibration Register is updated after an
offset calibration routine (1, 0, 0 or 1, 1, 0 loaded to the MD2, MD1, MD0 bits of the Mode Register). During subsequent
conversions, the contents of this register are subtracted from the filter output prior to gain scaling being performed on the word.
Figure 5 shows a flowchart for reading from the registers on the AD7730 and Figure 6 shows a flowchart for writing to the regis-
ters on the part.
Gain Calibration Register (RS2–RS0 = 1, 1, 0); Power-On/Reset Status: 593CEA
The AD7730 contains three 24-bit Gain Calibration Registers, labelled Gain Calibration Register 0 to Gain Calibration Register
2, to which data can be written and from which data can be read. The three registers are totally independent of each other. The
Gain Calibration Register is used in conjunction with the associated Offset Calibration Register to form a register pair. The
calibration register pair used to scale the output is as outlined in Table XIII. The Gain Calibration Register is updated after a
gain calibration routine (1, 0, 1 or 1, 1, 1 loaded to the MD2, MD1, MD0 bits of the Mode Register). During subsequent con-
versions, the contents of this register are used to scale the number which has already been offset corrected with the Offset Cali-
bration Register contents. Figure 5 shows a flowchart for reading from the registers on the AD7730 and Figure 6 shows a
flowchart for writing to the registers on the part.
Test Register (RS2–RS0 = 1, 1, 1); Power-On/Reset Status: 000000Hex
The AD7730 contains a 24-bit Test Register to which data can be written and from which data can be read. The contents of this
Test Register are used in testing the device. The user is advised not to change the status of any of the bits in this register from the
default (Power-On or RESET) status of all 0s as the part will be placed in one of its test modes and will not operate correctly. If the
part enters one of its test modes, exercising
RESET or writing 32 successive 1s to the part will exit the AD7730 from the mode and
return all register contents to their power-on/reset status. Note, if the part is placed in one of its test modes, it may not be possible to
read back the contents of the Test Register depending on the test mode in which the part has been placed.
REV. B
相关PDF资料 |
PDF描述 |
|---|---|
| AD7730LBRUZ-REEL | IC ADC TRANSDUCER BRIDGE 24TSSOP |
| VI-23W-CV-B1 | CONVERTER MOD DC/DC 5.5V 150W |
| XRD9836ACGTR-F | IC 16B CCD/CIS SIG PROC 48TSSOP |
| VI-23V-IW | CONVERTER MOD DC/DC 5.8V 100W |
| MAX981CUA+ | IC COMPARATOR OD 8-UMAX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7731 | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Noise, High Throughput 24-Bit Sigma-Delta ADC |
| AD7731BN | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
| AD7731BNZ | 功能描述:IC ADC 24BIT SIGMA-DELTA 24DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7731BR | 功能描述:IC ADC 24BIT 24-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7731BR-REEL | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。