- 您现在的位置：买卖IC网 > PDF目录10674 > AD7766BRUZ-1 (Analog Devices Inc)IC ADC 24BIT 64KSPS SAR 16TSSOP PDF资料下载
参数资料
| 型号： | AD7766BRUZ-1 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/25页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT 64KSPS SAR 16TSSOP |
| 标准包装： | 1 |
| 位数： | 24 |
| 采样率（每秒）： | 64k |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 18mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，单极 |
| 产品目录页面： | 779 (CN2011-ZH PDF) |
| 配用： | EVAL-AD7766EDZ-ND - BOARD EVAL AD7766 128KSPS 108DB EVAL-AD7766-2EDZ-ND - BOARD EVAL AD7766-2 32KSPS 114DB EVAL-AD7766-1EDZ-ND - BOARD EVAL AD7766-1 64KSPS 111DB |
AD7766
Rev. C | Page 18 of 24
DAISY CHAINING
Daisy chaining devices allows numerous devices to use the same
digital interface lines by cascading the outputs of multiple ADCs
on a single data line. This feature is especially useful for reduc-
ing component count and wiring connections, for example, in
isolated multiconverter applications or for systems with a limited
interfacing capacity. Data readback is analogous to clocking a
shift register where data is clocked on the falling edge of SCLK.
The block diagram in Figure 36 shows how devices must be
connected to achieve daisy-chain functionality. The scheme
shown operates by passing the output data of the SDO pin of an
AD7766 device to the SDI input of the next AD7766 device in
the chain. The data then continues through the chain until it is
clocked onto the SDO pin of the first device in the chain.
READING DATA IN DAISY-CHAIN MODE
An example of a daisy chain of four AD7766 devices is shown in
output of the AD7766 labeled A is the output of the full daisy
chain. The last device in the chain (the AD7766 labeled D) has
its serial data input (SDI) pin connected to ground. All the
devices in the chain must use common MCLK, SCLK, CS, and
SYNC/PD signals.
To enable the daisy-chain conversion process, apply a common
SYNC/PD pulse to all devices, synchronizing all the devices in
the chain (see the
section).
After applying a SYNC/PD pulse to all the devices, there is a
delay (as listed in
) before valid conversion data appears
at the output of the chain of devices. As shown in
, the
first conversion result is output from the AD7766 device labeled
A. This 24-bit conversion result is followed by the conversion
results from the devices labeled B, C, and D, with all conversion
results output in an MSB-first sequence. The stream of conversion
results is clocked through each device in the chain and is eventually
clocked onto the SDO pin of the AD7766 device labeled A. The
conversion results of all the devices in the chain must be clocked
onto the SDO pin of the final device in the chain while its
DRDY
signal is active low. This is illustrated in the examples shown
(
and
), where the conversion results from
the devices labeled A, B, C, and D are clocked onto SDO (A)
during the time between the falling edge of
DRDY (A) and the
rising edge of DRDY (A).
CHOOSING THE SCLK FREQUENCY
As shown in Figure 37, the number of SCLK falling edges that
occurs during the period when DRDY (A) is active low must
match the number of devices in the chain multiplied by 24 (the
number of bits that must be clocked through onto SDO (A) for
each device).
The period of SCLK (tSCLK) required for a known daisy-chain length
using a known common MCLK frequency must, therefore, be
established in advance. Note that the maximum SCLK frequency
voltages.
In the case where CS is tied logic low,
×
≤
K
t
READ
SCLK
24
(1)
where:
K
is the number of AD7766/AD7766-1/AD7766-2 devices in
the chain.
tSCLK
is the period of the SCLK.
tREAD
equals tDRDY t5.
In the case where CS is used in the daisy-chain interface,
(
) (
)
×
+
≤
K
t
13
7
6
READ
SCLK
24
(2)
where:
K
is the number of AD7766/AD7766-1/AD7766-2 devices in
the chain.
tSCLK
is the period of the SCLK.
tREAD
equals tDRDY t5.
Note that the maximum value of SCLK is governed by t8 and is
相关PDF资料 |
PDF描述 |
|---|---|
| AD7682BCPZ | IC ADC 16BIT 4CH 250KSPS 20LFCSP |
| AD7794BRUZ | IC ADC 24BIT SIG-DEL 6CH 24TSSOP |
| AD7689ACPZ | IC ADC 16BIT 250KSPS 8CH 20LFCSP |
| LTC1598CG#PBF | IC A/D CONV 12BIT SRL 8CH 24SSOP |
| KA339A | IC COMPARATOR QUAD 14-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7766BRUZ-1-RL7 | 功能描述:IC ADC 24BIT 64KSPS SAR 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7766BRUZ-2 | 功能描述:IC ADC 24BIT 32KSPS SAR 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| AD7766BRUZ-2-RL7 | 功能描述:IC ADC 24BIT 32KSPS SAR 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7766BRUZ-RL7 | 功能描述:IC ADC 24BIT 128KSPS SAR 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7767 | 制造商:AD 制造商全称:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs |
发布紧急采购，3分钟左右您将得到回复。