- 您现在的位置：买卖IC网 > PDF目录165343 > AD7811YRUZ (ANALOG DEVICES INC) 4-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 PDF资料下载
参数资料
| 型号： | AD7811YRUZ |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | ADC |
| 英文描述： | 4-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 |
| 封装： | TSSOP-16 |
| 文件页数： | 6/19页 |
| 文件大小： | 210K |
| 代理商： | AD7811YRUZ |
AD7811/AD7812
–14–
REV. B
DIN
DOUT
CONVST
VDD
6040 HEX
NOT VALID
4040 HEX
VALID DATA
4040 HEX
t
POWER-UP
1.5 s
t
CONVERT
2.3 s
t
CONVERT
2.3 s
Figure 15. Read/Write Sequence for AD7812
OPERATING MODES
The mode of operation of the AD7811 and AD7812 is selected
when the (logic) state of the
CONVST is checked at the end of
a conversion. If the
CONVST signal is logic high at the end
of a conversion, the part does not power down and is operat-
ing in Mode 1. If, however, the
CONVST signal is brought
logic low before the end of a conversion, the AD7811 and AD7812
will power down at the end of the conversion. This is Mode 2
operation.
Mode 1 Operation (High Speed Sampling)
When the AD7811 and AD7812 are operated in Mode 1 they
are not powered down between conversions. This mode of opera-
tion allows high throughput rates to be achieved. The timing
diagram in Figure 16 shows how this optimum throughput rate
is achieved by bringing the
CONVST signal high before the end
of the conversion.
The sampling circuitry leaves its tracking mode and goes into
hold on the falling edge of
CONVST. A conversion is also initi-
ated at this time. The conversion takes 2.3
s to complete. At
this point, the result of the current conversion is latched into the
serial shift register and the state of the
CONVST signal checked.
The
CONVST signal should be logic high at the end of the
conversion to prevent the part from powering down. The serial
port on the AD7811 and AD7812 is enabled on the rising edge
of the first SCLK after the rising edge of the RFS signal—see
Serial Interface section. As explained earlier, this rising edge
should occur before the end of the conversion process if the part
is not to be powered down. A serial read can take place at any
stage after the rising edge of
CONVST. If a serial read is initi-
ated before the end of the current conversion process (i.e., at
time “A”), the result of the previous conversion is shifted out on
the DOUT pin. It is possible to allow the serial read to extend
beyond the end of a conversion. In this case the new data will
not be latched into the output shift register until the read
has finished. The dynamic performance of the AD7811 and
AD7812 typically degrades by up to 3 dBs while reading during
a conversion. If the user waits until the end of the conversion
process, i.e., 2.3
s after the falling edge of CONVST (Point
“B”) before initiating a read, the current conversion result is
shifted out. The serial read must finish at least 100 ns prior to
the next falling edge of
CONVST to allow the part to accurately
acquire the input signal.
Mode 2 Operation (Automatic Power-Down)
When used in this mode of operation the part automatically
powers down at the end of a conversion. This is achieved by
leaving the
CONVST signal low until the end of the conversion.
Because it takes approximately 1.5
s for the part to power-up
after it has been powered down, this mode of operation is intended
to be used in applications where slower throughput rates are
required, i.e., in the order of 250 kSPS and improved power
performance is required—see Power vs. Throughput section.
There are two power-down modes the AD7811/AD7812 can
CURRENT CONVERSION
RESULT
A
B
t
12
CONVST
DOUT
SCLK
t
1
t2
Figure 16. Mode 1 Operation Timing Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| AD7845KRZ | PARALLEL, WORD INPUT LOADING, 2.5 us SETTLING TIME, 12-BIT DAC, PDSO24 |
| AD7911ARMZ-REEL | 2-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| AD7911AUJZ-R2 | 2-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| AD9551BCPZ | 900 MHz, OTHER CLOCK GENERATOR, QCC40 |
| AD9643BCPZ-170 | 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7811YRUZ-REEL | 功能描述:IC ADC 10BIT 4CHAN SRL 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
| AD7811YRUZ-REEL7 | 功能描述:IC ADC 10BIT 4CHAN SRL 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:2,500 系列:- 位数:16 采样率（每秒）:15 数据接口:MICROWIRE?，串行，SPI? 转换器数目:1 功率耗散（最大）:480µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:38-WFQFN 裸露焊盘 供应商设备封装:38-QFN（5x7） 包装:带卷 (TR) 输入数目和类型:16 个单端，双极；8 个差分，双极 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7811YRZ | 功能描述:IC ADC 10BIT 4-CH 2.7V 16-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7811YRZ-REEL | 功能描述:IC ADC 10BIT 4CHAN SRL 16SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:2,500 系列:- 位数:16 采样率（每秒）:15 数据接口:MICROWIRE?，串行，SPI? 转换器数目:1 功率耗散（最大）:480µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:38-WFQFN 裸露焊盘 供应商设备封装:38-QFN（5x7） 包装:带卷 (TR) 输入数目和类型:16 个单端，双极；8 个差分，双极 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7811YRZ-REEL7 | 功能描述:IC ADC 10BIT 4CHAN SRL 16SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
发布紧急采购，3分钟左右您将得到回复。