- 您现在的位置：买卖IC网 > PDF目录10688 > AD7819YRZ (Analog Devices Inc)IC ADC 8BIT SAMPLING PAR 16-SOIC PDF资料下载
参数资料
| 型号： | AD7819YRZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/11页 |
| 文件大小： | 0K |
| 描述： | IC ADC 8BIT SAMPLING PAR 16-SOIC |
| 标准包装： | 48 |
| 位数： | 8 |
| 采样率（每秒）： | 200k |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 17.5mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SOIC |
| 包装： | 管件 |
| 输入数目和类型： | 1 个单端，单极 |
| 产品目录页面： | 779 (CN2011-ZH PDF) |
REV. B
AD7819
–8–
Typical Performance Characteristics
THROUGHPUT – kSPS
POWER
–
mW
10
1
0.01
050
5
101520
25
30
354045
0.1
Figure 10. Power vs. Throughput
0
–60
–100
dBs
–10
–50
–70
–90
–30
–40
–80
–20
FREQUENCY – kHz
066
7
13
20
2733
40
4753
60
AD7819
2048 POINT FFT
SAMPLING 136.054kHz
FIN = 29.961kHz
Figure 11. SNR
TIMING AND CONTROL
The AD7819 has only one input for timing and control, i.e.,
the
CONVST (convert start signal). The rising edge of this
CONVST signal initiates a 1.5
s pulse on an internally gener-
ated
CONVST signal. This pulse is present to ensure the part
has enough time to power up before a conversion is initiated. If
the external
CONVST signal is low, the falling edge of the in-
ternal
CONVST signal will cause the sampling circuit to go into
hold mode and initiate a conversion. If, however, the external
CONVST signal is high when the internal CONVST goes low,
it is upon the falling edge of the external
CONVST signal that
the sampling circuitry will go into hold mode and initiate a
conversion. The use of the internally generated 1.5
s pulse as
previously described can be likened to the configuration shown
in Figure 12. The application of a
CONVST signal at the
CONVST pin triggers the generation of a 1.5
s pulse. Both the
external
CONVST and this internal CONVST are input to an
OR gate. The resultant signal has the duration of the longer of
the two input signals. Once a conversion has been initiated, the
BUSY signal goes high to indicate a conversion is in progress. At
the end of conversion the sampling circuit returns to its track-
ing mode. The end of conversion is indicated by the
BUSY
signal going low. This signal may be used to initiate an ISR on a
microprocessor. At this point the conversion result is latched
into the output register where it may be read. The AD7819 has
an 8-bit wide parallel interface. The state of the external
CONVST
signal at the end of conversion also establishes the mode of
operation of the AD7819.
Mode 1 Operation (High Speed Sampling)
If the external
CONVST is logic high when BUSY goes low, the
part is said to be in Mode 1 operation. While operating in Mode
1 the AD7819 will not power down between conversions. The
AD7819 should be operated in Mode 1 for high speed sam-
pling applications, i.e., throughputs greater than 100 kSPS.
Figure 13 shows the timing for Mode 1 operation. From this
diagram one can see that a minimum delay of the sum of the
conversion time and read time must be left between two succes-
sive falling edges of the external
CONVST. This is to ensure that
a conversion is not initiated during a read.
Mode 2 Operation (Automatic Power-Down)
At slower throughput rates the AD7819 may be powered down
between conversion to give a superior power performance.
This is Mode 2 Operation and it is achieved by bringing the
CONVST signal logic low before the falling edge of BUSY. Fig-
ure 14 shows the timing for Mode 2 Operation. The falling edge
of the external
CONVST signal may occur before or after the
falling edge of the internal
CONVST signal, but it is the later
occurring falling edge of both that controls when the first conver-
sion will take place. If the falling edge of the external
CONVST
occurs after that of the internal
CONVST, it means that the
moment of the first conversion is controlled exactly, regardless
of any jitter associated with the internal
CONVST signal. The
parallel interface is still fully operational while the AD7819 is
powered down. The AD7819 is powered up again on the rising
edge of the
CONVST signal. The gated CONVST pulse will
now remain high long enough for the AD7819 to fully power
up, which takes about 1.5
s. This is ensured by the internal
CONVST signal, which will remain high for 1.5
s.
1.5 s
EXT
INT
CONVST
(PIN 4)
GATED
Figure 12.
相关PDF资料 |
PDF描述 |
|---|---|
| ISL4485EIBZ | IC TXRX RS-485/422 5V ESD 8-SOIC |
| ADCMP606BKSZ-RL | IC COMP TTL/CMOS 1CHAN SC70-6 |
| ADCMP604BKSZ-RL | IC COMP TTL/CMOS 1CHAN SC70-6 |
| ISL83387EIVZ | IC TXRX RS232 ESD 24TSSOP |
| ICL3223ECAZ | IC 2DRVR/2RCVR RS232 3V 20-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7819YRZ | 制造商:Analog Devices 功能描述:IC 8-BIT ADC ((NW)) 制造商:Analog Devices 功能描述:IC, ADC, 8BIT, 200KSPS, SOIC-16 |
| AD7819YRZ | 制造商:Analog Devices 功能描述:IC, ADC, 8BIT, 200KSPS, 16SOIC |
| AD7819YRZ-REEL | 功能描述:IC ADC 8BIT SAMPLING PAR 16SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:2,500 系列:- 位数:16 采样率（每秒）:15 数据接口:MICROWIRE?，串行，SPI? 转换器数目:1 功率耗散（最大）:480µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:38-WFQFN 裸露焊盘 供应商设备封装:38-QFN（5x7） 包装:带卷 (TR) 输入数目和类型:16 个单端，双极；8 个差分，双极 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7819YRZ-REEL7 | 功能描述:IC ADC 8BIT SAMPLING PAR 16SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:2,500 系列:- 位数:16 采样率（每秒）:15 数据接口:MICROWIRE?，串行，SPI? 转换器数目:1 功率耗散（最大）:480µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:38-WFQFN 裸露焊盘 供应商设备封装:38-QFN（5x7） 包装:带卷 (TR) 输入数目和类型:16 个单端，双极；8 个差分，双极 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD781AN | 制造商:Analog Devices 功能描述:Sample and Hold 1-CH 0.7us 8-Pin PDIP 制造商:Analog Devices 功能描述:SEMICONDUCTORSLINEAR |
发布紧急采购，3分钟左右您将得到回复。