参数资料
型号: AD7849CRZ-REEL
厂商: Analog Devices Inc
文件页数: 4/20页
文件大小: 0K
描述: IC DAC 14/16BIT SRL-IN 20-SOIC
产品培训模块: Data Converter Fundamentals
DAC Architectures
标准包装: 1,000
设置时间: 7µs
位数: 16
数据接口: 串行
转换器数目: 1
电压电源: 模拟和数字,双 ±
功率耗散(最大): 100mW
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 20-SOIC(0.295",7.50mm 宽)
供应商设备封装: 20-SOIC W
包装: 带卷 (TR)
输出数目和类型: 1 电压,单极;1 电压,双极
采样率(每秒): 143k
AD7849
Rev. C | Page 12 of 20
t2
t3
t1
t4
t5
t7
DB0
DB15
DB0
DB13
SCLK
SYNC
BIN/COMP
SDIN
(AD7849B/C)
SDIN
(AD7849A)
LDAC, CLR
NOTES
1. DCEN IS TIED PERMANENTLY LOW.
t4
t5
010
08-0
17
Figure 16. Timing Diagram (Standalone Mode)
DIGITAL INTERFACE
The AD7849 contains an input serial-to-parallel shift register and a
DAC latch. A simplified diagram of the input loading circuitry is
shown in Figure 16. Serial data on the SDIN input is loaded to
the input register under control of DCEN, SYNC and SCLK.
When a complete word is held in the shift register, it can then be
loaded into the DAC latch under control of LDAC. Only the data
in the DAC latch determines the analog output on the
.
The daisy-chain enable (DCEN) input is used to select either the
standalone mode or the daisy-chain mode. The loading format
is slightly different depending on which mode is selected.
Serial Data Loading Format (Standalone Mode)
When DCEN is at Logic 0, standalone mode is selected. In this
mode, a low SYNC input provides the frame synchronization
signal that tells the
that valid serial data on the SDIN
input is available for the next 16 falling edges of SCLK. An internal
counter/decoder circuit provides a low gating signal so that only
16 data bits are clocked into the input shift register. After 16 SCLK
pulses, the internal gating signal goes inactive (high), thus locking
out any further clock pulses. Therefore, either a continuous clock
or a burst clock source can be used to clock in data.
The SYNC input is taken high after the complete 16-bit word is
loaded in.
The B version and C version are 16-bit resolution DACs and have a
straight 16-bit load format, with the MSB (DB15) being loaded
first. The A version is a 14-bit DAC; however, the loading structure
is still 16 bit. The MSB (DB13) is loaded first, and the final two
bits of the 16-bit stream must be 0s.
The DAC latch, and hence the analog output, can be updated in
two ways. The status of the LDAC input is examined after SYNC
is taken low. Depending on its status, one of two update modes
is selected.
If LDAC = 0, then automatic update mode is selected. In this mode,
the DAC latch and analog output are updated automatically when
the last bit in the serial data stream is clocked in. The update
thus takes place on the 16th falling SCLK edge.
If LDAC = 1, then automatic update mode is disabled. The DAC
latch update and output update are now separate. The DAC latch is
updated on the falling edge of LDAC. However, the output update
is delayed for a further 5 μs by means of an internal track-and-hold
amplifier in the output stage. This function results in a lower
digital-to-analog glitch impulse at the DAC output. Note that
the LDAC input must be taken back high again before the next
data transfer is initiated.
÷16
COUNTER/
DECODER
RESET EN
GATED
SIGNAL
INPUT
SHIFT REGISTER
(16 BITS)
GATED
SCLK
SDOUT
DCEN
SYNC
SCLK
AUTO-UPDATE
CIRCUITRY
SDIN
DAC LATCH
(14/16 BITS)
LDAC
CLR
0100
8-018
Figure 17. Simplified Loading Structure
相关PDF资料
PDF描述
VI-B3X-MU CONVERTER MOD DC/DC 5.2V 200W
VE-BNV-MY-B1 CONVERTER MOD DC/DC 5.8V 50W
LTC1595BCN8#PBF IC D/A CONV 16BIT MULTPLYNG 8DIP
VE-BNT-MY-B1 CONVERTER MOD DC/DC 6.5V 50W
AD7228ABPZ-REEL IC DAC 8BIT OCTAL W/AMP 28-PLCC
相关代理商/技术参数
参数描述
AD7849TQ 制造商:AD 制造商全称:Analog Devices 功能描述:Serial Input, 14-Bit/16-Bit DAC
AD784ARQZREEL 制造商:ANALOG 功能描述:NEW
AD7850JP 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD-7850SLF 制造商:BOTHHAND 制造商全称:Bothhand USA, LP. 功能描述:ADSL LINE TRANSFORMER
AD7851 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit 333 kSPS Serial A/D Converter