- 您现在的位置：买卖IC网 > PDF目录10255 > AD7858LARZ-REEL (Analog Devices Inc)IC ADC 12BIT 8CHAN SRL 24SOIC PDF资料下载
参数资料
| 型号： | AD7858LARZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 27/32页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 8CHAN SRL 24SOIC |
| 标准包装： | 1,000 |
| 位数： | 12 |
| 采样率（每秒）： | 100k |
| 数据接口： | 8051，QSPI?，串行，SPI? µP |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 33mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC W |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 8 个单端，单极；4 个伪差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页
REV. B
–4–
AD7858/AD7858L
Limit at TMIN, TMAX
(A, B Versions)
Parameter
5 V
3 V
Units
Description
fCLKIN
2
500
kHz min
Master Clock Frequency
4
MHz max
1.8
MHz max
L Version, 0
°C to +70°C, B Grade Only
1
MHz max
L Version, –40
°C to +85°C
fSCLK
4
MHz max
t1
3
100
ns min
CONVST Pulsewidth
t2
50
90
ns max
CONVST
↓ to BUSY↑ Propagation Delay
tCONVERT
4.6
s max
Conversion Time = 18 tCLKIN
10 (18)
s max
L Version 1.8 (1) MHz CLKIN. Conversion Time = 18 tCLKIN
t3
–0.4 tSCLK
ns min
SYNC
↓ to SCLK↓ Setup Time (Noncontinuous SCLK Input)
0.4 tSCLK
ns min/max
SYNC
↓ to SCLK↓ Setup Time (Continuous SCLK Input)
t4
4
50
90
ns max
Delay from
SYNC
↓ Until DOUT Three-State Disabled
t5
4
50
90
ns max
Delay from
SYNC
↓ Until DIN Three-State Disabled
t6
4
75
115
ns max
Data Access Time After SCLK
↓
t7
40
60
ns min
Data Setup Time Prior to SCLK
↑
t8
20
30
ns min
Data Valid to SCLK Hold Time
t9
0.4 tSCLK
ns min
SCLK High Pulsewidth
t10
0.4 tSCLK
ns min
SCLK Low Pulsewidth
t11
30
50
ns min
SCLK
↑ to SYNC↑ Hold Time (Noncontinuous SCLK)
30/0.4 tSCLK
50/0.4 tSCLK
ns min/max
(Continuous SCLK)
t12
5
50
ns max
Delay from
SYNC
↑ Until DOUT Three-State Enabled
t13
90
130
ns max
Delay from SCLK
↑ to DIN Being Configured as Output
t14
6
50
90
ns max
Delay from SCLK
↑ to DIN Being Configured as Input
t15
2.5 tCLKIN
ns max
CAL
↑ to BUSY↑ Delay
t16
2.5 tCLKIN
ns max
CONVST
↓ to BUSY↑ Delay in Calibration Sequence
tCAL
7
31.25
ms typ
Full Self-Calibration Time, Master Clock Dependent
(125013 tCLKIN)
tCAL1
7
27.78
ms typ
Internal DAC Plus System Full-Scale Calibration Time, Master
Clock Dependent (111114 tCLKIN)
tCAL2
7
3.47
ms typ
System Offset Calibration Time, Master Clock Dependent
(13899 tCLKIN)
NOTES
1Sample tested at +25
°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
DD) and timed from a voltage level of 1.6 V.
See Table XI and timing diagrams for different interface modes and Calibration.
2Mark/Space ratio for the master clock input is 40/60 to 60/40.
3The
CONVST pulsewidth will apply here only for normal operation. When the part is in power-down mode, a different CONVST pulsewidth will apply
(see Power-Down section).
4Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.4 V.
5t
12 is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number i s then extrapolated
back to remove the effects of charging or discharging the 100 pF capacitor. This means that the time, t 12, quoted in the timing characteristics is the true bus
relinquish time of the part and is independent of the bus loading.
6t
14 is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then
extrapolated back to remove the effects of charging or discharging the 100 pF capacitor. This means that the time quoted in the Timing Characteristics is the
true delay of the part in turning off the output drivers and configuring the DIN line as an input. Once this time has elapsed the user can drive the DIN line
knowing that a bus conflict will not occur.
7The typical time specified for the calibration times is for a master clock of 4 MHz. For the L version the calibration times will be longer than those quoted here due to
the 1.8/1 MHz master clock.
Specifications subject to change without notice.
TIMING SPECIFICATIONS1
(AVDD = DVDD = +3.0 V to +5.5 V; fCLKIN = 4 MHz for AD7858 and 1.8/1 MHz for AD7858L;
TA = TMIN to TMAX , unless otherwise noted)
相关PDF资料 |
PDF描述 |
|---|---|
| VI-23T-CU-F1 | CONVERTER MOD DC/DC 6.5V 200W |
| LTC2351IUH-12#PBF | IC ADC 12BIT 1.5MSPS 32-QFN |
| VI-230-IW-S | CONVERTER MOD DC/DC 5V 100W |
| VE-22P-MX-F3 | CONVERTER MOD DC/DC 13.8V 75W |
| VI-230-CU-F4 | CONVERTER MOD DC/DC 5V 200W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7858LBN | 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 8 CH. 12-BIT ADC I.C. - Bulk 制造商:Analog Devices 功能描述: |
| AD7858LBN3 | 制造商:AD 制造商全称:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC |
| AD7858LBNZ | 功能描述:IC ADC 12BIT 8CHAN SRL 24DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
| AD7858LBR | 制造商:Analog Devices 功能描述:ADC SGL SAR 100KSPS 12-BIT SERL 24SOIC W - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:SELF CAL SERIAL 8 CH. 12 BIT ADC I.C. - Bulk |
| AD7858LBR3 | 制造商:AD 制造商全称:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC |
发布紧急采购，3分钟左右您将得到回复。