- 您现在的位置：买卖IC网 > PDF目录10170 > AD7863ARSZ-2REEL7 (Analog Devices Inc)IC ADC 14BIT DUAL 2CHAN 28SSOP PDF资料下载
参数资料
| 型号： | AD7863ARSZ-2REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/24页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT DUAL 2CHAN 28SSOP |
| 标准包装： | 500 |
| 位数： | 14 |
| 采样率（每秒）： | 175k |
| 数据接口： | 并联 |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 94.5mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 28-SSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 4 个单端，单极；4 个单端，双极 |
AD7863
Rev. B | Page 13 of 24
OPERATING MODES
MODE 1 OPERATION
Normal Power, High Sampling Performance
The timing diagram in Figure 7 is for optimum performance in
operating Mode 1 where the falling edge of CONVST starts
conversion and puts the track-and-hold amplifiers into their
hold mode. This falling edge of CONVST also causes the BUSY
signal to go high to indicate that a conversion is taking place.
The BUSY signal goes low when the conversion is complete,
which is 5.2 μs max after the falling edge of CONVST and new
data from this conversion is available in the output latch of the
AD7863. A read operation accesses this data. If the multiplexer
select A0 is low, the first and second read pulses after the first
conversion accesses the result from Channel A (VA1 and VA2,
respectively). The third and fourth read pulses, after the second
conversion and A0 high, access the result from Channel B (VB1
and VB2, respectively). Data is read from the part via a 14-bit
parallel data bus with standard CS and RD signals. This data
read operation consists of a negative going pulse on the CS pin
combined with two negative going pulses on the RD pin (while
the CS is low), accessing the two 14-bit results. For the fastest
throughput rate the read operation takes 100 ns. The read
operation must be complete at least 400 ns before the falling
edge of the next CONVST and this gives a total time of 5.7 μs
for the full throughput time (equivalent to 175 kHz). This mode
of operation should be used for high sampling applications.
MODE 2 OPERATION
Power-Down, Auto-Sleep After Conversion
The timing diagram in Figure 11 is for optimum performance
in operating Mode 2 where the part automatically goes into
sleep mode once BUSY goes low after conversion and wakes up
before the next conversion takes place. This is achieved by
keeping CONVST low at the end of the second conversion,
whereas it was high at the end of the second conversion for
Mode 1 operation.
The operation shown in Figure 11 shows how to access data
from both Channel A and Channel B, followed by the auto sleep
mode. One can also set up the timing to access data from
Channel A only or Channel B only (see the Read Options
section) and then go into auto sleep mode. The rising edge of
CONVST wakes up the part. This wake-up time is 4.8 μs when
using an external reference and 5 ms when using the internal
reference, at which point the track-and-hold amplifiers go into
their hold mode, provided the CONVST has gone low. The
conversion takes 5.2 μs after this giving a total of 10 μs (external
reference, 5.005 ms for internal reference) from the rising edge
of CONVST to the conversion being complete, which is
indicated by the BUSY going low.
Note that because the wake-up time from the rising edge of
CONVST is 4.8 μs, if the CONVST pulse width is greater than
5.2 μs the conversion takes more than the 10 μs (4.8 μs wake-up
time + 5.2 μs conversion time) shown in Figure 11 from the
rising edge of CONVST. This is because the track-and-hold
amplifiers go into their hold mode on the falling edge of
CONVST and the conversion does not complete for a further
5.2 μs. In this case, the BUSY is the best indicator of when the
conversion is complete. Even though the part is in sleep mode,
data can still be read from the part.
The read operation is identical to that in Mode 1 operation and
must also be complete at least 400 ns before the falling edge of
the next CONVST to allow the track-and-hold amplifiers to
have enough time to settle. This mode is very useful when the
part is converting at a slow rate because the power consumption
is significantly reduced from that of Mode 1 operation.
VA1
VA2
CONVST
BUSY
A0
CS
RD
DATA
* WHEN USING AN EXTERNAL REFERENCE, WAKE-UP TIME = 4.8s.
** WHEN USING AN INTERNAL REFERENCE, WAKE-UP TIME = 5ms.
4.8s*/5ms**
WAKE-UP TIME
t3
tCONV = 5.2s
VB1
VB2
t8
tACQ
06
41
1-
0
11
Figure 11. Mode 2 Timing Diagram Where Automatic Sleep Function Is Initiated
相关PDF资料 |
PDF描述 |
|---|---|
| MS3126P12-10SW | CONN PLUG 10POS STRAIGHT W/SCKT |
| AD7863ARSZ-10REEL7 | IC ADC 14BIT DUAL 2CHAN 28SSOP |
| ADM3077EARZ-REEL7 | TXRX 3V 15KV 16MBPS ESD 8-SOIC |
| CXC3106A2214P | CONN PLUG 19POS STRGHT PIN |
| LTC1690CS8#TRPBF | IC RCVR/DVR PAIR LOW PWR 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7863ARSZ-2REEL71 | 制造商:AD 制造商全称:Analog Devices 功能描述:Simultaneous Sampling Dual 175 kSPS 14-Bit ADC |
| AD7863ARSZ-3 | 功能描述:IC ADC 14BIT DUAL 2CHAN 28SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7863ARSZ-31 | 制造商:AD 制造商全称:Analog Devices 功能描述:Simultaneous Sampling Dual 175 kSPS 14-Bit ADC |
| AD7863ARSZ-3REEL | 功能描述:IC ADC 14BIT DUAL 2CHAN 28SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7863ARSZ-3REEL1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Simultaneous Sampling Dual 175 kSPS 14-Bit ADC |
发布紧急采购，3分钟左右您将得到回复。