- 您现在的位置：买卖IC网 > PDF目录10531 > AD7864ASZ-2 (Analog Devices Inc)IC ADC 12BIT PAR 520K 4CH 44MQFP PDF资料下载
参数资料
| 型号： | AD7864ASZ-2 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT PAR 520K 4CH 44MQFP |
| 标准包装： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 520k |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 120mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-QFP |
| 供应商设备封装： | 44-MQFP（10x10） |
| 包装： | 托盘 |
| 输入数目和类型： | 4 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD7864
Rev. D | Page 16 of 28
logic high). The pointer is incremented to point to the next
register (next conversion result) when that conversion result is
available. Thus, FRSTDATA in Figure 9 is shown as going low
just prior to the second EOC pulse. Repeated read operations
during a conversion continue to access the data at the current
pointer location until the pointer is incremented at the end of
that conversion. Note that FRSTDATA has an indeterminate
logic state after initial power-up. This means that for the first
conversion sequence after power-up, the FRSTDATA logic
output may already be logic high before the end of the first
conversion (this condition is indicated by the dashed line in
). Also, the FRSTDATA logic output may already be
high as a result of the previous read sequence, as is the case after
the fourth read in
. The fourth read (rising edge of
RD)
resets the pointer to the first data location. Therefore, FRSTDATA
is already high when the next conversion sequence initiates. See
the
section.
Reading After the Conversion Sequence
this case, however, the results of the four conversions (on VIN1 to
VIN4) are read after all conversions have finished, that is, when
BUSY goes logic low. The FRSTDATA signal goes logic high at
the end of the first conversion just prior to EOC going logic low.
As mentioned previously, FRSTDATA has an indeterminate
state after initial power-up, therefore FRSTDATA may already
be logic high. Unlike the case when reading between each
conversion, the output data register pointer is incremented on
the rising edge of RD because the next conversion result is
available. This means FRSTDATA goes logic low after the first
rising edge on RD.
tBUSY
QUIET
TIME
t1
t8
t12
t3
t4
t5
t6
t7
VIN1
VIN2
VIN3
VIN4
100ns
DATA
CONVST
BUSY
EOC
FRSTDATA
RD
CS
H/S SEL
SL1 TO SL4
t2
tCONV
tACQ
t11
t10
01
34
1-
0
09
tCONV
Figure 9. Timing Diagram for Reading During Conversion
t10
t8
t4
t3
t6
t1
QUIET
TIME
DATA
CONVST
BUSY
EOC
FRSTDATA
RD
CS
VIN1
VIN2
VIN3
VIN4
VIN1
tBUSY
t2
t10
t7
0
13
41
-0
10
t3
Figure 10. Timing Diagram, Reading After the Conversion Sequence
相关PDF资料 |
PDF描述 |
|---|---|
| PT06A-14-15S | CONN PLUG 15POS W/SOCKETS SOLDER |
| AD7864ASZ-3 | IC ADC 12BIT PAR 520K 4CH 44MQFP |
| VI-J41-MW-F1 | CONVERTER MOD DC/DC 12V 100W |
| MS3102R22-16S | CONN RCPT 9POS BOX MNT W/SCKT |
| LTC2290IUP#PBF | IC ADC DUAL 12BIT 10MSPS 64QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7864ASZ-22 | 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, Simultaneous Sampling, High Speed, 12-Bit ADC |
| AD7864ASZ-2REEL | 功能描述:IC ADC 12BIT PAR 520K 4CH 44MQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7864ASZ-2REEL2 | 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, Simultaneous Sampling, High Speed, 12-Bit ADC |
| AD7864ASZ-3 | 功能描述:IC ADC 12BIT PAR 520K 4CH 44MQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7864ASZ-32 | 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, Simultaneous Sampling, High Speed, 12-Bit ADC |
发布紧急采购，3分钟左右您将得到回复。