参数资料
型号: AD7871JNZ
厂商: Analog Devices Inc
文件页数: 4/16页
文件大小: 0K
描述: IC ADC 14BIT SAMPLING 28-DIP
标准包装: 1
位数: 14
采样率(每秒): 83k
数据接口: 串行,并联
转换器数目: 1
功率耗散(最大): 95mW
电压电源: 双 ±
工作温度: 0°C ~ 70°C
安装类型: 通孔
封装/外壳: 28-DIP(0.600",15.24mm)
供应商设备封装: 28-PDIP
包装: 管件
输入数目和类型: 1 个单端,双极
AD7871/AD7872
–12–
REV. D
Serial Interfacing
Both the AD7871 and the AD7872 have an identical serial in-
terface. The diagrams that follow show the AD7872 interfaces
only, but the AD7871 could just as easily be used in these cir-
cuits. Figures 19, 20 and 21 show the AD7872 connected to
three popular DSPs. In all three interfaces,
CONVST is used to
start conversion since this does not activate the parallel bus.
Thus, the microprocessor can continue to use its parallel bus re-
gardless of the state of the AD7872. The interfaces show a timer
driving the
CONVST input but this could be generated from a
decoded address if required.
AD7872–DSP56000 Serial Interface
Figure 19 shows a serial interface between the AD7872 and the
DSP56000. The interface arrangement is two-wire with the
AD7872 configured for noncontinuous clock operation CON-
TROL = 0 V). The DSP56000 is configured for Normal Mode
Asynchronous Operation with Gated Clock. It is set up for a
16-bit word with SCK as an input and the FSL control bit set to
a 0. In this configuration, the DSP56000 assumes valid data on
the first falling edge of SCK. Since the AD7872 provides valid
data on this first edge, there is no need for a strobe or framing
pulse for the data. SCLK and SDATA are three-stated when the
AD7872 is not performing a conversion. During conversion,
data is valid on the SDATA output of the AD7872 and is
clocked into the Receive Data Shift Register of the DSP56000.
When this register has received 16 bits of data, it generates an
internal interrupt on the DSP56000 to read the data from the
register.
Figure 19. AD7872 to DSP56000 Interface
The DSP56000 and AD7872 can also be configured for con-
tinuous clock operation. In this case a strobe pulse is required
by the DSP56000 to indicate when data is valid. The
SSTRB
output of the AD7872 is inverted and applied to the SC1 input
of the DSP56000 to provide this strobe pulse. All other condi-
tions and connections are the same as for the gated clock
operation.
AD7872–TMS32020/C25 Serial Interface
Figure 20 shows a serial interface between the AD7872 and the
TMS32020/C25. The AD7872 is configured for continuous
clock operation. Note, the ADC will not interface correctly to
the TMS32020/C25 if it is configured for a noncontinuous
clock. Data is clocked into the Data Receive Register (DRR) of
the TMS32020/C25 during conversion. As with the previous in-
terfaces, when a 16-bit word is received by the DSP it generates
an internal interrupt to read the data from the DRR.
Figure 20. AD7872 to TMS32020/C25 Interface
AD7872–ADSP-2101/ADSP-2102 Serial Interface
Figure 21 shows a serial interface between the AD7872 and the
ADSP-2101/ADSP-2102 DSP Microcomputer. The AD7872 is
configured for continuous clock operation. Data is clocked into
the serial port register of the microcomputer during conversion.
As with the previous interfaces, when a 16-bit data word is re-
ceived by the ADSP-2101/ADSP-2102 an internal microproces-
sor interrupt is generated and the data is read from the serial
port register.
Figure 21. AD7872 to ADSP-2101/ADSP-2102 Serial Interface
STAND-ALONE OPERATION
The AD7871 can be used in its Mode 2, parallel mode for
stand-alone operation. In this case, conversion is initiated with a
pulse to the
CS input. This pulse must be longer than the con-
version time of the ADC. The
BUSY output is used to drive the
RD input. Data is latched from the AD7871 DB0–DB11 out-
puts to an external latch on the rising edge of
BUSY.
APPLICATION HINTS
Good printed circuit board (PCB) layout is as important as the
circuit design itself in achieving high speed A/D performance.
The AD7871/AD7872 is required to make bit decisions on an
LSB size of 366
V. Thus, the designer has to be conscious of
noise both in the ADC itself and in the preceding analog cir-
cuitry. Switching mode power supplies are not recommended as
the switching spikes will feed through to the comparator causing
noisy code transitions. Other causes of concern are ground loops
and digital feedthrough from microprocessors. These are factors
that influence any ADC; a proper PCB layout that minimizes
these effects is essential for best performance.
相关PDF资料
PDF描述
VE-BTV-MW CONVERTER MOD DC/DC 5.8V 100W
AD9637BCPZ-40 IC ADC OCTAL 12 64LFCSP
VE-BTT-MX-F4 CONVERTER MOD DC/DC 6.5V 75W
UP050CH100J-A-B CAP CER 10PF 50V 5% AXIAL
VE-BTT-MX-F3 CONVERTER MOD DC/DC 6.5V 75W
相关代理商/技术参数
参数描述
AD7871JP 功能描述:IC ADC 14BIT SAMPLING 28-PLCC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率(每秒):3M 数据接口:- 转换器数目:- 功率耗散(最大):- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:-
AD7871JP-REEL 制造商:Analog Devices 功能描述:14 BIT A/D CONVERTER IC - Tape and Reel
AD7871JPZ 功能描述:IC ADC 14BIT SAMPLING 28-PLCC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率(每秒):20M 数据接口:并联 转换器数目:2 功率耗散(最大):155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:Digi-Reel® 输入数目和类型:4 个单端,单极;2 个差分,单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6
AD7871JPZ-REEL 功能描述:IC ADC 14BIT SAMPLING 28-PLCC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
AD7871KN 功能描述:IC ADC 14BIT SAMPLING 28-DIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率(每秒):3M 数据接口:- 转换器数目:- 功率耗散(最大):- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:-