- 您现在的位置：买卖IC网 > PDF目录10320 > AD7887AR-REEL7 (Analog Devices Inc)IC ADC 12BIT 2CH SRL 8-SOIC PDF资料下载
参数资料
| 型号： | AD7887AR-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 6/24页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 2CH SRL 8-SOIC |
| 设计资源： | Software Calibrated, 1 MHz to 8 GHz, 70 dB RF Power Measurement System Using AD8318 (CN0150) |
| 标准包装： | 1,000 |
| 位数： | 12 |
| 采样率（每秒）： | 125k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 3.5mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SO |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 2 个单端，单极 |
AD7887
Rev. D | Page 14 of 24
second conversion can put the part back into Mode 1, and the
part goes into power-down mode when CS returns high.
Mode 2 (PM1 = 0, PM0 = 1)
In this mode of operation, the AD7887 remains fully powered
up regardless of the status of the CS line. It is intended for fastest
throughput rate performance because the user does not have to
worry about the 5 μs power-up time previously mentioned.
shows the general diagram of the operation of the
AD7887 in this mode.
The data presented to the AD7887 on the DIN line during the
first eight clock cycles of the data transfer are loaded to the
control register. To continue to operate in this mode, the user
must ensure that PM1 is loaded with 0 and PM0 is loaded with
1 on every data transfer.
The falling edge of CS initiates the sequence, and the input
signal is sampled on the second rising edge of the SCLK input.
Sixteen serial clock cycles are required to complete the conversion
and access the conversion result. Once a data transfer is complete
(that is, once CS returns high), another conversion can be initiated
immediately by bringing CS low again.
Mode 3 (PM1 = 1, PM0 = 0)
In this mode, the AD7887 automatically enters its full shutdown
mode at the end of every conversion. It is similar to Mode 1
except that the status of CS does not have any effect on the
power-down status of the AD7887.
Figure 18 shows the general diagram of the operation of the
AD7887 in this mode. On the first falling SCLK edge after CS
goes low, all on-chip circuitry starts to power up. It takes
approximately 5 μs for the AD7887 internal circuitry to be fully
powered up. As a result, a conversion (or sample-and-hold
acquisition) should not be initiated during this 5 μs. The input
signal is sampled on the second rising edge of SCLK following
the CS falling edge. The user should ensure that 5 μs elapses
between the first falling edge of SCLK and the second rising
edge of SCLK after the CS falling edge, as shown in
.
In microcontroller applications (or with a slow serial clock), this
is readily achievable by driving the
CS input from one of the
port lines and ensuring that the serial data read (from the
microcontroller’s serial port) is not initiated for 5 μs. However,
for higher speed serial clocks, it will not be possible to have a
5 μs delay between powering up and the first rising edge of the
SCLK. Therefore, the user must write to the control register to
exit this mode and (by writing PM1 = 0 and PM0 = 1) put the
part into Mode 2. A second conversion needs to be initiated
when the part is powered up to get a conversion result, as
shown in
. The write operation that takes place in
conjunction with this second conversion can put the part back
into Mode 3, and the part goes into power-down mode when
the conversion sequence ends.
Mode 4 (PM1 = 1, PM0 = 1)
In this mode, the AD7887 automatically enters a standby (or
sleep) mode at the end of every conversion. In this standby
mode, all on-chip circuitry, apart from the on-chip reference, is
powered down. This mode is similar to Mode 3, but, in this
case, the power-up time is much shorter because the on-chip
reference remains powered up at all times.
Figure 20 shows the general diagram of the operation of the
AD7887 in this mode. On the first falling SCLK edge after CS
goes low, the AD7887 comes out of standby. The AD7887 wake-
up time is very short in this mode, so it is possible to wake up
the part and carry out a valid conversion in the same read/write
operation. The input signal is sampled on the second rising
edge of SCLK following the CS falling edge. At the end of
conversion (last rising edge of SCLK), the part automatically
enters its standby mode.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B3P-IW-B1 | CONVERTER MOD DC/DC 13.8V 100W |
| VI-2N2-IU-S | CONVERTER MOD DC/DC 15V 200W |
| VI-B72-MW-S | CONVERTER MOD DC/DC 15V 100W |
| MS3101R28-2S | CONN RCPT 14POS PANEL MNT W/SCKT |
| VI-B71-MW-S | CONVERTER MOD DC/DC 12V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7887ARZ | 功能描述:IC ADC 12BIT SRL 125KSPS 8SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7887ARZ | 制造商:Analog Devices 功能描述:IC 12-BIT ADC |
| AD7887ARZ-REEL | 功能描述:IC ADC 12BIT 2CHAN SRL 8SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
| AD7887ARZ-REEL7 | 功能描述:IC ADC 12BIT 2CHAN SRL 8SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7887BR | 功能描述:IC ADC 12BIT 2CH SRL 8-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
发布紧急采购，3分钟左右您将得到回复。