参数资料
| 型号： | AD7910ARMZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 21/24页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 250KSPS 8MSOP |
| 标准包装： | 50 |
| 位数： | 10 |
| 采样率（每秒）： | 250k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 15mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP，8-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 8-MSOP |
| 包装： | 管件 |
| 输入数目和类型： | 1 个单端，单极 |
| 配用： | EVAL-AD7910CBZ-ND - BOARD EVALUATION FOR AD7910 |
AD7910/AD7920
Rev. C | Page 6 of 24
TIMING SPECIFICATIONS
VDD = 2.35 V to 5.25 V, TA = TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter1
AD7910/AD7920
Limit at TMIN, TMAX
Unit
Description
fSCLK2
10
kHz min3
5
MHz max
tCONVERT
14 × tSCLK
AD7910
16 × tSCLK
AD7920
tQUIET
50
ns min
Minimum quiet time required between bus relinquish and start of next
conversion
t1
10
ns min
Minimum CS pulse width
t2
10
ns min
CS to SCLK setup time
t34
22
ns max
Delay from CS until SDATA three-state disabled
t4
40
ns max
Data access time after SCLK falling edge
t5
0.4 × tSCLK
ns min
SCLK low pulse width
t6
0.4 × tSCLK
ns min
SCLK high pulse width
SCLK to data valid hold time
10
ns min
VDD ≤ 3.3 V
9.5
ns min
3.3 V < VDD ≤ 3.6 V
7
ns min
VDD > 3.6 V
t86, 7
36
ns max
SCLK falling edge to SDATA three-state
See Note 7
ns min
SCLK falling edge to SDATA three-state
tPOWER-UP8
1
μs max
Power-up time from full power-down
1 Guaranteed by characterization. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2 Mark/Space ratio for the SCLK input is 40/60 to 60/40.
3 Minimum fSCLK at which specifications are guaranteed.
4 Measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 1.8 V when VDD = 2.35 V and 0.8 V or 2.0 V for VDD > 2.35 V.
5 Measured with a 50 pF load capacitor.
6 t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t8, shown in the Timing Specifications is the true bus relinquish
time of the part and is independent of the bus loading.
7 T7 values apply to t8 minimum values also.
8 See Power-Up Time section.
200
μAI
OL
200
μAI
OH
1.6V
TO OUTPUT
PIN
CL
50pF
02976-002
Figure 2. Load Circuit for Digital Output Timing Specifications
相关PDF资料 |
PDF描述 |
|---|---|
| AD7912ARMZ | IC ADC 10BIT DUAL 2CH 8MSOP |
| AD7921ARMZ-REEL | IC ADC 12BIT DUAL LP 8MSOP |
| AD7923WYRUZ-REEL7 | IC ADC 12BIT 4CH W/SEQ 16TSSOP |
| AD7924BRU | IC ADC 12BIT 4CH 1MSPS 16-TSSOP |
| AD7927BRU | IC ADC 12BIT 8CH 200KSPS 20TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7910ARMZ2 | 制造商:AD 制造商全称:Analog Devices 功能描述:250 kSPS, 10-/12-Bit ADCs in 6-Lead SC70 |
| AD7911 | 制造商:AD 制造商全称:Analog Devices 功能描述:2-Channel, 2.35 V to 5.25 V 250 kSPS, 10-/12-Bit ADCs |
| AD7911_11 | 制造商:AD 制造商全称:Analog Devices 功能描述:2-Channel, 2.35 V to 5.25 V 250 kSPS, 10-/12-Bit ADCs |
| AD7911ARM | 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 10-bit Serial 8-Pin MSOP 制造商:Rochester Electronics LLC 功能描述:DUAL 10-BIT , 250KSPS ADC I.C. - Bulk |
| AD7911ARM-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 10-bit Serial 8-Pin MSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 250KSPS 10-BIT SERL 8MSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:DUAL 10-BIT , 250KSPS ADC I.C. - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。