- 您现在的位置：买卖IC网 > PDF目录10309 > AD7922ARMZ-REEL7 (Analog Devices Inc)IC ADC DUAL 12BIT 2CH 8MSOP PDF资料下载
参数资料
| 型号： | AD7922ARMZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 30/32页 |
| 文件大小： | 0K |
| 描述： | IC ADC DUAL 12BIT 2CH 8MSOP |
| 标准包装： | 1,000 |
| 位数： | 12 |
| 采样率（每秒）： | 1M |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 20mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP，8-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 8-MSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 2 个单端，单极 |
| 配用： | EVAL-AD7922CBZ-ND - BOARD EVAL FOR AD7922 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页
AD7912/AD7922
Rev. 0 | Page 7 of 32
TIMING SPECIFICATIONS
Guaranteed by characterization.
All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
VDD = 2.35 V to 5.25 V; TA = TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Limit at TMIN,
TMAX
Unit
Description
10
kHz min2
18
MHz max
tCONVERT
16 × tSCLK
AD7922
14 × tSCLK
AD7912
tQUIET
30
ns min
Minimum quiet time required between bus relinquish and start of next conversion
t1
15
ns min
Minimum CS pulse width
t2
10
ns min
CS to SCLK setup time
t33
30
ns max
Delay from CS until DOUT three-state is disabled
t43
45
ns max
DOUT access time after SCLK falling edge
t5
0.4 tSCLK
ns min
SCLK low pulse width
t6
0.4 tSCLK
ns min
SCLK high pulse width
t74
10
ns min
SCLK to DOUT valid hold time
t8
5
ns min
DIN setup time prior to SCLK falling edge
t9
6
ns min
DIN hold time after SCLK falling edge
t105
30
ns max
SCLK falling edge to DOUT three-state
10
ns min
SCLK falling edge to DOUT three-state
tPOWER-UP6
1
s max
Power-up time from full power-down
1 Mark/space ratio for SCLK input is 40/60 to 60/40.
2 Minimum fSCLK at which specifications are guaranteed.
3 Measured with the load circuit in Figure 2 and defined as the time required for the output to cross VIH or VIL voltage.
4 Measured with a 50 pF load capacitor.
5 T10 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit in Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t10, quoted in the timing characteristics is the true bus relinquish
time of the part and is independent of the bus loading.
6 See the Power-Up Time section.
TIMING DIAGRAMS
04351-0-002
200
AI
OL
200
AI
OH
1.6V
TO OUTPUT
PIN
CL
50pF
Figure 2. Load Circuit for Digital Output Timing Specifications
04351-0-003
SCLK
VIH
VIL
DOUT
t4
Figure 3. Access Time after SCLK Falling Edge
04351-0-004
SCLK
VIH
VIL
DOUT
t7
Figure 4. Hold Time after SCLK Falling Edge
04351-0-005
SCLK
1.6V
DOUT
t10
Figure 5. SCLK Falling Edge to DOUT Three-State
相关PDF资料 |
PDF描述 |
|---|---|
| MS27497T12F4PB | CONN RCPT 4POS WALL MNT W/PINS |
| VE-B4J-MW-S | CONVERTER MOD DC/DC 36V 100W |
| AD7783BRUZ-REEL7 | IC ADC 24BIT 2CHAN R-R 16TSSOP |
| VE-B43-MW-S | CONVERTER MOD DC/DC 24V 100W |
| AD7782BRUZ-REEL7 | IC ADC 24BIT 2CHAN 16TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7922AUJ-R2 | 制造商:Rochester Electronics LLC 功能描述:DUAL 12-BIT, 1MSPS, ADC I.C - Bulk |
| AD7922AUJ-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin TSOT T/R |
| AD7922AUJ-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin TSOT T/R 制造商:Rochester Electronics LLC 功能描述:DUAL 12-BIT, 1MSPS, ADC I.C - Tape and Reel |
| AD7922AUJZ-REEL7 | 功能描述:IC ADC DUAL 12BIT 2CH TSOT-23-8 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7923 | 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 16-Lead TSSOP |
发布紧急采购，3分钟左右您将得到回复。