- 您现在的位置：买卖IC网 > PDF目录6082 > AD8099ACPZ-REEL7 (Analog Devices Inc)IC OPAMP VF ULN ULDIST 8LFCSP PDF资料下载
参数资料
| 型号： | AD8099ACPZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/29页 |
| 文件大小： | 0K |
| 描述： | IC OPAMP VF ULN ULDIST 8LFCSP |
| 产品培训模块： | Practical Guide High Speed PCB Layout |
| 标准包装： | 1 |
| 放大器类型： | 电压反馈 |
| 电路数： | 1 |
| 转换速率： | 1350 V/µs |
| -3db带宽： | 510MHz |
| 电流 - 输入偏压： | 6µA |
| 电压 - 输入偏移： | 100µV |
| 电流 - 电源： | 15mA |
| 电流 - 输出 / 通道： | 178mA |
| 电压 - 电源，单路/双路(±)： | 5 V ~ 12 V，±2.5 V ~ 6 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-VFDFN 裸露焊盘，CSP |
| 供应商设备封装： | 8-CSP（3x3） |
| 包装： | 标准包装 |
| 产品目录页面： | 770 (CN2011-ZH PDF) |
| 其它名称： | AD8099ACPZ-REEL7DKR |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
Data Sheet
AD8099
Rev. D | Page 15 of 28
THEORY OF OPERATION
The AD8099 is a voltage feedback op amp that employs a new
highly linear low noise input stage. With this input stage, the
AD8099 can achieve better than 90 dB distortion for a 2 V p-p,
10 MHz output signal with an input referred voltage noise of
less than 1 nV/√Hz. This noise level and distortion
performance has been previously achievable only with fully
uncompensated amplifiers. The AD8099 achieves this level of
performance for gains as low as +2. This new input stage also
triples the achievable slew rate for comparably compensated
1 nV/√Hz amplifiers.
The simplified AD8099 topology is shown in Figure 58. The
amplifier is a single gain stage with a unity gain output buffer
fabricated in Analog Devices’ extra fast complimentary bipolar
process (XFCB). The AD8099 has 85 dB of open-loop gain and
maintains precision specifications such as CMRR, PSRR, VOS,
and VOS/T to levels that are normally associated with
topologies having two or more gain stages.
BUFFER
gm
CC
R1
RL
VOUT
04511-0-060
Figure 58. AD8099 Topology
The AD8099 can be externally compensated down to a gain of 2
through the use of an RC network. Above gains of 15, no exter-
nal compensation network is required. To realize the full gain
bandwidth product of the AD8099, no PCB trace should be
connected to or within close proximity of the external compen-
sation pin for the lowest possible capacitance.
External compensation allows the user to optimize the closed-
loop response for minimal peaking while increasing the gain
bandwidth product in higher gains, lowering distortion errors
that are normally more prominent with internally compensated
parts in higher gains. For a fixed gain bandwidth, wideband
distortion products would normally increase by 6 dB going
from a closed-loop gain of 2 to 4. Increasing the gain bandwidth
product of the AD8099 eliminates this effect with increasing
closed-loop gain.
The AD8099 is available in both a SOIC and an LFCSP, each of
which has a thermal pad for lower operating temperature. To
help avoid this pad in board layout, both packages have an extra
output pin on the opposite side of the package for ease in con-
necting a feedback network to the inputs. The secondary output
pin also isolates the interaction of any capacitive load on the
output and self-inductance of the package and bond wire from
the feedback loop. While using the secondary output for feed-
back, inductance in the primary output will now help to isolate
capacitive loads from the output impedance of the amplifier.
Since the SOIC has greater inductance in its output, the SOIC
will drive capacitive loads better than the LFCSP. Using the
primary output for feedback with both packages will result in
the LFCSP driving capacitive load better than the SOIC.
The LFCSP and SOIC pinouts are identical, except for the
rotation of all pins counterclockwise by one pin on the LFCSP.
This isolates the inputs from the negative power supply pin,
removing a mutually inductive coupling that is most prominent
while driving heavy loads. For this reason, the LFCSP second
harmonic, while driving a heavy load, is significantly better
than that of the SOIC.
A three-state input pin is provided on the AD8099 for a high
impedance power-down and an optional input bias current
cancellation circuit. The high impedance output allows several
AD8099s to drive the same ADC or output line time inter-
leaved. Pulling the DISABLE pin low activates the high
impedance state. See Table 5 for threshold levels. When the
DISABLE pin is left floating, the AD8099 operates normally.
With the DISABLE pin pulled within 0.7 V of the positive
supply, an optional input bias current cancellation circuit is
turned on, which lowers the input bias current to less than 200
nA. In this mode, the user can drive the AD8099 with a high dc
source impedance and still maintain minimal output referred
offset without having to use impedance matching techniques. In
addition, the AD8099 can be ac-coupled while setting the bias
point on the input with a high dc impedance network. The
input bias current cancellation circuit will double the input
referred current noise, but this effect is minimal as long as
wideband impedance is kept low (see Figure 48 and Figure 51).
A pair of internally connected diodes limits the differential
voltage between the noninverting input and the inverting input
of the AD8099. Each set of diodes has two series diodes, which
are connected in anti-parallel. This limits the differential
voltage between the inputs to approximately 1.8 V. All of the
AD8099 pins are ESD protected with voltage limiting diodes
connected between both rails. The protection diodes can handle
5 mA of steady state current. Currents should be limited to
5 mA or less through the use of a series limiting resistor.
相关PDF资料 |
PDF描述 |
|---|---|
| GEC06SABN-M30 | CONN HEADER 6POS .100 SINGLE SMD |
| PBC02DFCN | CONN HEADER .100 DUAL STR 4POS |
| PEC10DFAN | CONN HEADER .100 DUAL STR 20POS |
| PBC10SGAN | CONN HEADER .100 SINGL R/A 10POS |
| PEC17SBAN | CONN HEADER .100 SINGL R/A 17POS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD8099ARD | 功能描述:IC OPAMP VF ULN ULDIST 8SOIC RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:50 系列:- 放大器类型:J-FET 电路数:2 输出类型:- 转换速率:13 V/µs 增益带宽积:3MHz -3db带宽:- 电流 - 输入偏压:65pA 电压 - 输入偏移:3000µV 电流 - 电源:1.4mA 电流 - 输出 / 通道:- 电压 - 电源，单路/双路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作温度:-40°C ~ 85°C 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-PDIP 包装:管件 |
| AD8099ARD-REEL | 功能描述:IC OPAMP VF ULN ULDIST 8SOIC RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 放大器类型:电流检测 电路数:1 输出类型:- 转换速率:- 增益带宽积:125kHz -3db带宽:- 电流 - 输入偏压:- 电压 - 输入偏移:100µV 电流 - 电源:1.1µA 电流 - 输出 / 通道:- 电压 - 电源，单路/双路(±):- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:4-WFBGA，CSPBGA 供应商设备封装:4-UCSP（2x2） 包装:剪切带 (CT) 其它名称:MAX9634WERS+TCT |
| AD8099ARD-REEL7 | 功能描述:IC OPAMP VF ULN ULDIST 8SOIC RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:100 系列:- 放大器类型:通用 电路数:1 输出类型:- 转换速率:0.2 V/µs 增益带宽积:- -3db带宽:- 电流 - 输入偏压:100pA 电压 - 输入偏移:30µV 电流 - 电源:380µA 电流 - 输出 / 通道:- 电压 - 电源，单路/双路(±):±2 V ~ 18 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SO 包装:管件 |
| AD8099ARDZ | 功能描述:IC OPAMP VF ULN ULDIST 8SOIC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:50 系列:- 放大器类型:J-FET 电路数:2 输出类型:- 转换速率:13 V/µs 增益带宽积:3MHz -3db带宽:- 电流 - 输入偏压:65pA 电压 - 输入偏移:3000µV 电流 - 电源:1.4mA 电流 - 输出 / 通道:- 电压 - 电源，单路/双路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作温度:-40°C ~ 85°C 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-PDIP 包装:管件 |
| AD8099ARDZ-REEL | 功能描述:IC OPAMP VF ULN ULDIST 8SOIC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:50 系列:LinCMOS™ 放大器类型:通用 电路数:4 输出类型:- 转换速率:0.05 V/µs 增益带宽积:110kHz -3db带宽:- 电流 - 输入偏压:0.7pA 电压 - 输入偏移:210µV 电流 - 电源:57µA 电流 - 输出 / 通道:30mA 电压 - 电源，单路/双路(±):3 V ~ 16 V，±1.5 V ~ 8 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-SOIC（0.154"，3.90mm 宽） 供应商设备封装:14-SOIC 包装:管件 产品目录页面:865 (CN2011-ZH PDF) 其它名称:296-1834296-1834-5 |
发布紧急采购，3分钟左右您将得到回复。