- 您现在的位置：买卖IC网 > PDF目录11206 > AD8117ABPZ (Analog Devices Inc)IC CROSSPOINT SWIT 32X32 304BGA PDF资料下载
参数资料
| 型号： | AD8117ABPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 22/36页 |
| 文件大小： | 0K |
| 描述： | IC CROSSPOINT SWIT 32X32 304BGA |
| 标准包装： | 1 |
| 功能： | 交叉点开关 |
| 电路： | 1 x 32:32 |
| 电压电源： | 单/双电源 |
| 电压 - 电源，单路/双路(±)： | 4.5 V ~ 5.5 V，±2.5V |
| 电流 - 电源： | 500mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 304-BGA 裸露焊盘 |
| 供应商设备封装： | 304-BGA（31x31） |
| 包装： | 散装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
AD8117/AD8118
Rev. A | Page 29 of 36
Differential Gain
The specified signal path gain of the AD8117/AD8118 refers to
its differential gain. For the AD8117, the gain of +1 means that
the difference in voltage between the two output terminals is
equal to the difference applied between the two input terminals.
For the AD8118, the ratio of output difference voltage to
applied input difference voltage is +2.
The common mode, or average voltage of the pair of output
signals is set by the voltage on the VOCM pin. This voltage is
typically set to midsupply (often ground), but can be moved
approximately ±0.5 V in order to accommodate cases where the
desired output common-mode voltage may not be midsupply
(as in the case of unequal split supplies). Adjusting VOCM can
limit differential swing internally below the specifications on
the data sheet.
Regardless of the differential gain of the device, the common-
mode gain for the AD8117 and AD8118 is +1 to the output.
This means that the common mode of the output voltages
directly follows the reference voltage applied to the VOCM
input.
The VOCM reference is a high speed signal input, common to
all output stages on the device. It requires only small amounts of
bias current, but noise appearing on this pin is buffered to the
outputs of all the output stages. As such, the VOCM node should
be connected to a low noise, low impedance voltage to avoid
being a source of noise, offset, and crosstalk in the signal path.
Termination
The AD8117/AD8118 are designed to drive 150 Ω on each
output (or an effective 300 Ω differential), but the output stage
is capable of supplying the current to drive 100 Ω loads (200 Ω
differential) over the specified operating temperature range. If
care is taken to observe the maximum power derating curves,
the output stage can drive 75 Ω loads with slightly reduced slew
rate and bandwidth (an effective 150 Ω differential load).
Termination at the load end is recommended for best signal
integrity. This load termination is often a resistor to a ground
reference on each individual output. By terminating to the
same voltage level that drives the VOCM reference, the power
dissipation due to dc termination current is reduced. In
differential signal paths, it is often desirable to terminate
differentially, with a single resistor across the differential
outputs at the load end. This is acceptable for the AD8117/
AD8118, but when the device outputs are placed in a disabled
state, a small amount of dc bias current is required if the output
is to present as a high impedance over an excursion of output
bus voltages. If the AD8117/AD8118 disabled outputs are
floated (or simply tied together by a resistor), internal nodes
saturate and an increase in disabled output current may
be observed.
For best pulse response, it is often desirable to place a series
resistor in each output to match the characteristic impedance
and termination of the output trace or cable. This is known as
back-termination, and helps shorten settling time by terminating
reflected signals when driving a load that is not accurately
terminated at the load end. A side effect of back-termination is
an attenuation of the output signal by a factor of two. In this
case, a gain of two is usually necessary somewhere in the signal
path to restore the signal.
OPn
ONn
50
100
+
–
06
36
5-
06
2
AD8117/
AD8118
Figure 68. Example of Back-Terminated Differential Load
Single-Ended Output
Usage
The AD8117/AD8118 output pairs can be used single-endedly,
taking only one output and not using the second. This is often
desired to reduce the routing complexity in the design, or
because a single-ended load is being driven directly. This mode
of operation produces good results, but has some shortcomings
when compared to taking the output differentially. When
observing the single-ended output, noise that is common to
both outputs appears in the output signal. This includes thermal
noise in the chip biasing, as well as crosstalk that is coupled into
the signal path. This component noise and crosstalk is equal in
both outputs, and as such can be ignored by a differential
receiver with a high common-mode rejection ratio. However,
when taking the output single-ended, this noise is present with
respect to the ground (or VOCM) reference and is not rejected.
When observing the output single-ended, the distribution of
offset voltages appears greater. In the differential case, the
difference between the outputs when the difference between the
inputs is zero is a small differential offset. This offset is created
from mismatches in components of the signal path, which must
be corrected by the finite differential loop gain of the device. In
the single-ended case, this differential offset is still observed,
but an additional offset component is also relevant. This
additional component is the common-mode offset, which is a
difference between the average of the outputs and the VOCM
reference. This offset is created by mismatches that affect the
signal path in a common-mode manner, and is corrected by the
finite common-mode loop gain of the device. A differential
receiver would reject this common-mode offset voltage, but in
the single-ended case, this offset is observed with respect to the
signal ground. The single-ended output sums half the
differential offset voltage and all of the common-mode offset
voltage for a net increase in observed offset.
相关PDF资料 |
PDF描述 |
|---|---|
| ATMEGA644P-B15AZ | IC MCU 8BIT 64KB FLASH 44TQFP |
| ADUC7060BSTZ32-RL | IC ARM7 MCU FLASH 32K 48LQFP |
| ADV3202ASWZ | IC CROSSPOINT SWIT 32X16 176LQFP |
| AD7506SQ | IC MULTIPLEXER 16X1 28CDIP |
| VI-B3T-IW-F2 | CONVERTER MOD DC/DC 6.5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD8117-EVAL | 制造商:AD 制造商全称:Analog Devices 功能描述:600 MHz, 32 】 32 Buffered Analog Crosspoint Switch |
| AD8118 | 制造商:AD 制造商全称:Analog Devices 功能描述:600 MHz, 32 】 32 Buffered Analog Crosspoint Switch |
| AD8118ABPZ | 功能描述:IC CROSSPOINT SWIT 32X32 304BGA RoHS:是 类别:集成电路 (IC) >> 接口 - 模拟开关，多路复用器，多路分解器 系列:- 其它有关文件:STG4159 View All Specifications 标准包装:5,000 系列:- 功能:开关 电路:1 x SPDT 导通状态电阻:300 毫欧 电压电源:双电源 电压 - 电源，单路/双路(±):±1.65 V ~ 4.8 V 电流 - 电源:50nA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:7-WFBGA，FCBGA 供应商设备封装:7-覆晶 包装:带卷 (TR) |
| AD8118-EVAL | 制造商:AD 制造商全称:Analog Devices 功能描述:600 MHz, 32 】 32 Buffered Analog Crosspoint Switch |
| AD811ACHIPS | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance Video Op Amp |
发布紧急采购，3分钟左右您将得到回复。