- 您现在的位置：买卖IC网 > PDF目录4590 > AD8196ACPZ-R7 (Analog Devices Inc)IC SWITCH DVI/HDMI 2:1 56-LFCSP PDF资料下载
参数资料
| 型号： | AD8196ACPZ-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 7/24页 |
| 文件大小： | 0K |
| 描述： | IC SWITCH DVI/HDMI 2:1 56-LFCSP |
| 标准包装： | 750 |
| 类型： | HDMI/DVI 开关 |
| 应用： | DVI，HDMI 信号开关 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 56-LFCSP-VQ（8x8） |
| 包装： | 带卷 (TR) |
AD8196
Rev. 0 | Page 15 of 24
START
FIXED PART ADDR
REGISTER ADDR
FIXED PART ADDR
DATA
STOP
ACK
ADDR ACK
R/W
ADDR ACK
ACK
R/W
SR
1
2
3
4
5
6
7
8
9 10 11
12
13
I2C_SCL
GENERAL CASE
I2C_SDA
EXAMPLE
I2C_SDA
064
70
-03
0
Figure 30. I2C Read Procedure
READ PROCEDURE
To read data from the AD8196 register set, an I2C master (such
as a microcontroller) needs to send the appropriate control
signals to the AD8196 slave device. The signals are controlled
by the I2C master, unless otherwise specified. For a diagram of
the procedure, see Figure 30. The steps for a read procedure are
as follows:
1.
Send a start condition (while holding the I2C_SCL line
high, pull the I2C_SDA line low).
2.
Send the AD8196 part address (seven bits). The upper six
bits of the AD8196 part address are the static value [100100]
and the LSB is set by Input Pin I2C_ADDR. This transfer
should be MSB first.
3.
Send the write indicator bit (0).
4.
Wait for the AD8196 to acknowledge the request.
5.
Send the register address (eight bits) from which data is to
be read. This transfer should be MSB first.
6.
Wait for the AD8196 to acknowledge the request.
7.
Send a repeated start condition (Sr) by holding the
I2C_SCL line high and pulling the I2C_SDA line low.
8.
Resend the AD8196 part address (seven bits) from Step 2.
The upper six bits of the AD8196 part address compose the
static value [100100]. The LSB is set by Input Pin I2C_ADDR.
This transfer should be MSB first.
9.
Send the read indicator bit (1).
10. Wait for the AD8196 to acknowledge the request.
11. The AD8196 serially transfers the data (eight bits) held in
the register indicated by the address set in Step 5. This data
is sent MSB first.
12. Acknowledge the data from the AD8196.
13. Do one of the following:
a.
Send a stop condition (while holding the I2C_SCL
line high, pull the SDA line high) and release control
of the bus to end the transaction (shown in Figure 30).
b.
Send a repeated start condition (while holding the
I2C_SCL line high, pull the I2C_SDA line low) and
continue with Step 2 of the write procedure (see the
previous Write Procedure section) to perform a write.
c.
Send a repeated start condition (while holding the
I2C_SCL line high, pull the I2C_SDA line low) and
continue with Step 2 of this procedure to perform a
read from another address.
d.
Send a repeated start condition (while holding the
I2C_SCL line high, pull the I2C_SDA line low) and
continue with Step 8 of this procedure to perform a
read from the same address.
SWITCHING/UPDATE DELAY
There is a delay between when a user writes to the configura-
tion registers of the AD8196 and when that state change takes
physical effect. This update delay begins at the falling edge of
I2C_SCL for the last data bit transferred, as shown in Figure 29.
This update delay is register specific and the times are specified
in Table 1.
During a delay window, new values can be written to the
configuration registers but the AD8196 does not physically
update until the end of that register’s delay window. Writing
new values during the delay window does not reset the window;
new values supersede the previously written values. At the end
of the delay window, the AD8196 physically assumes the state
indicated by the last set of values written to the configuration
registers. If the configuration registers are written after the delay
window ends, the AD8196 immediately updates and a new
delay window begins.
相关PDF资料 |
PDF描述 |
|---|---|
| AD8196ACPZ-RL | IC SWITCH DVI/HDMI 2:1 56-LFCSP |
| AD8190ACPZ-R7 | IC SW HDMI/DVI 2:1 EQUAL 56LFCSP |
| LFEC6E-3QN208I | IC FPGA 6.1KLUTS 208PQFP |
| LFEC6E-4QN208C | IC FPGA 6.1KLUTS 147I/O 208-PQFP |
| LFEC6E-3FN484I | IC FPGA 6.1KLUTS 484FPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD8196ACPZ-RL | 功能描述:IC SWITCH DVI/HDMI 2:1 56-LFCSP RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| AD8196-EVAL | 制造商:AD 制造商全称:Analog Devices 功能描述:2:1 HDMI/DVI Switch with Equalization |
| AD8197 | 制造商:AD 制造商全称:Analog Devices 功能描述:4:1 HDMI/DVI Switch with Equalization |
| AD8197A | 制造商:AD 制造商全称:Analog Devices 功能描述:4:1 HDMI/DVI Switch with Equalization |
| AD8197A_07 | 制造商:AD 制造商全称:Analog Devices 功能描述:4:1 HDMI/DVI Switch with Equalization |
发布紧急采购，3分钟左右您将得到回复。