参数资料
型号: AD8230YRZ
厂商: Analog Devices Inc
文件页数: 3/16页
文件大小: 0K
描述: IC AMP CHOPPER R-R PREC 8SOIC
标准包装: 98
放大器类型: 断路器(零漂移)
电路数: 1
输出类型: 满摆幅
转换速率: 2 V/µs
电流 - 输入偏压: 150pA
电压 - 输入偏移: 20µV
电流 - 电源: 3.2mA
电流 - 输出 / 通道: 15mA
电压 - 电源,单路/双路(±): 8 V ~ 16 V,±4 V ~ 8 V
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 8-SOIC(0.154",3.90mm 宽)
供应商设备封装: 8-SO
包装: 管件
产品目录页面: 771 (CN2011-ZH PDF)
AD8230
Rev. B | Page 11 of 16
THEORY OF OPERATION
Auto-zeroing is a dynamic offset and drift cancellation
technique that reduces input-referred voltage offset to the
μV level and voltage offset drift to the nV/°C level. A further
advantage of dynamic offset cancellation is the reduction of
low frequency noise, in particular the 1/f component.
The AD8230 is an instrumentation amplifier that uses an
auto-zeroing topology and combines it with high common-
mode signal rejection. The internal signal path consists of an
active differential sample-and-hold stage (preamp) followed by
a differential amplifier (gain amp). Both amplifiers implement
auto-zeroing to minimize offset and drift. A fully differential
topology increases the immunity of the signals to parasitic noise
and temperature effects. Amplifier gain is set by two external
resistors for convenient TC matching.
The signal sampling rate is controlled by an on-chip, 6 kHz
oscillator and logic to derive the required nonoverlapping
clock phases. For simplification of the functional description,
two sequential clock phases, A and B, are shown to distinguish
the order of internal operation, as depicted in Figure 30 and
Figure 31, respectively.
– +
+
VREF
CHOLD
VOUT
V+IN
V–IN
CHOLD
CSAMPLE
RF
RG
PREAMP
GAIN AMP
VDIFF
+VCM
–VS
05
06
3-
03
0
Figure 30. Phase A of the Sampling Phase
During Phase A, the sampling capacitors are connected to the
inputs. The input signal’s difference voltage, VDIFF, is stored
across the sampling capacitors, CSAMPLE. Because the sampling
capacitors only retain the difference voltage, the common-mode
voltage is rejected. During this period, the gain amplifier is not
connected to the preamplifier so its output remains at the level
set by the previously sampled input signal held on CHOLD, as
shown in Figure 30.
– +
+
VREF
CHOLD
VOUT
V+IN
V–IN
CHOLD
CSAMPLE
RF
RG
PREAMP
GAIN AMP
VDIFF
+VCM
–VS
05
06
3-
03
1
Figure 31. Phase B of the Sampling Phase
In Phase B, the differential signal is transferred to the hold
capacitors refreshing the value stored on CHOLD. The output of
the preamplifier is held at a common-mode voltage determined
by the reference potential, VREF. In this manner, the AD8230 is
able to condition the difference signal and set the output voltage
level. The gain amplifier conditions the updated signal stored
on the hold capacitors, CHOLD.
SETTING THE GAIN
Two external resistors set the gain of the AD8230. The gain is
expressed in the following equation:
)
2(1
G
F
R
Gain
+
=
(1)
2
6
1
7
5
8
4
3
AD8230
VOUT
–VS
+VS
0.1F
RG
RF
RG
VREF1
VREF2
0.1F
10F
05
06
3-
0
32
Figure 32. Gain Setting
Table 5. Gains Using Standard 1% Resistors
Gain
RF
RG
Actual Gain
2
0 Ω (short)
None
2
10
8.06 kΩ
2 kΩ
10
50
12.1 kΩ
499 Ω
50.5
100
9.76 kΩ
200 Ω
99.6
200
10 kΩ
100 Ω
202
500
49.9 kΩ
200 Ω
501
1000
100 kΩ
200 Ω
1002
Figure 32 and Table 5 provide an example of some gain settings.
As Table 5 shows, the AD8230 accepts a wide range of resistor
values. Because the instrumentation amplifier has finite driving
capability, ensure that the output load in parallel with the sum
of the gain setting resistors is greater than 2 kΩ.
RL
||(RF + RG) > 2 kΩ
(2)
Offset voltage drift at high temperature can be minimized by
keeping the value of the feedback resistor, RF, small. This is due
to the junction leakage current on the RG pin, Pin 7. The effect
of the gain setting resistor on offset voltage drift is shown in
Figure 33. In addition, experience has shown that wire-wound
resistors in the gain feedback loop may degrade the offset
voltage performance.
相关PDF资料
PDF描述
SSM2018PZ IC AMP AUDIO MONO CLASS AB 16DIP
ADA4084-2ARMZ IC OPAMP GP RRIO 10MHZ DL 8MSOP
M83-LML3M1N60-0000-000 CONN HDR 2MM R/A W/SCREW 60POS
LT6600IS8-10#PBF IC AMP DIFF LP FLTR 10MHZ 8-SOIC
LT1368CS8#PBF IC OP-AMP R-R IN/OUT DUAL 8-SOIC
相关代理商/技术参数
参数描述
AD8230YRZ-REEL 功能描述:IC AMP CHOPPER R-R PREC 8SOIC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:1 系列:- 放大器类型:通用 电路数:4 输出类型:满摆幅 转换速率:0.028 V/µs 增益带宽积:105kHz -3db带宽:- 电流 - 输入偏压:3nA 电压 - 输入偏移:100µV 电流 - 电源:3.3µA 电流 - 输出 / 通道:12mA 电压 - 电源,单路/双路(±):2.7 V ~ 12 V,±1.35 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-TSSOP(0.173",4.40mm 宽) 供应商设备封装:14-TSSOP 包装:剪切带 (CT) 其它名称:OP481GRUZ-REELCT
AD8230YRZ-REEL7 功能描述:IC AMP CHOPPER R-R PREC 8SOIC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:1 系列:- 放大器类型:通用 电路数:4 输出类型:满摆幅 转换速率:0.028 V/µs 增益带宽积:105kHz -3db带宽:- 电流 - 输入偏压:3nA 电压 - 输入偏移:100µV 电流 - 电源:3.3µA 电流 - 输出 / 通道:12mA 电压 - 电源,单路/双路(±):2.7 V ~ 12 V,±1.35 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-TSSOP(0.173",4.40mm 宽) 供应商设备封装:14-TSSOP 包装:剪切带 (CT) 其它名称:OP481GRUZ-REELCT
AD8231 制造商:AD 制造商全称:Analog Devices 功能描述:Low Noise, Low Gain Drift, G = 2000 Instrumentation Amplifier
AD8231_07 制造商:AD 制造商全称:Analog Devices 功能描述:Zero Drift, Digital Programmable Instrumentation Amplifier
AD8231_1 制造商:AD 制造商全称:Analog Devices 功能描述:Zero Drift, Digitally Programmable Instrumentation Amplifier