参数资料
型号: AD8326ARE-REEL
厂商: ANALOG DEVICES INC
元件分类: 通用总线功能
英文描述: High Output Power Programmable CATV Line Driver
中文描述: LINE DRIVER, PDSO28
封装: EXPOSED PAD, TSSOP-28
文件页数: 11/24页
文件大小: 475K
代理商: AD8326ARE-REEL
REV. 0
AD8326
–11–
Input Bias, Impedance, and T ermination
The V
IN
+ and V
IN
inputs have a dc bias level of approxi-
mately 1.47 V below V
CC
/2, therefore the input signal should
be ac-coupled using 0.1
μ
F capacitors as seen in the typical
application circuit (see Figure 5).
The differential input impedance of the AD8326 is approxi-
mately 1600
, while the single-ended input is 800
.
Single-E nded Inverting Input
When operating the AD8326 in a single-ended input mode V
IN
+
and V
IN
should be terminated as illustrated in Figure 6. On the
AD8326 evaluation boards, this termination method requires the
removal of R12, R13, R14, R16, R17, and R18. Install a 0
jumper at R15, an 82.5
resistor at R10 for a 75
system, and a
39.2
resistor at R11 to balance the inputs of the AD8326
evaluation board (Figure 11). Other input impedance configura-
tions may be calculated using the equations in Figure 6.
AD8326
+
R10
R11
Z
IN
= R10||800
R11 = Z
IN
||R10
V
IN
Figure 6. Single-Ended Input Impedance
The inverting and noninverting inputs of the AD8326 must be
balanced for all input configurations.
Differential Input from Single-E nded Source
The default configuration of the evaluation board implements a
differential signal drive from a single-ended signal source. A
Toko 1:1 transformer is included on the board for this purpose
(T3). Enabling the evaluation board for single to differential
input conversion requires R15
R17 to be removed, and 0
jumpers must be installed on the placeholders for R13, R14, and
R18. For a 75
input impedance, R12 should be 78.7
. Refer
to Figure 11 for evaluation board schematic. In this configuration,
the input signal must be applied to V
IN
. Other input imped-
ances may be calculated using the equation in Figure 7.
V
IN
AD8326
DESIRED IMPEDANCE = R12||1600
R12
Figure 7. Differential Signal from Single-Ended Source
Differential Signal Source
The AD8326 evaluation board is also capable of accepting a
differential input signal. This requires the installation of a 165
resistor in R12, the removal of R13
R14, R17
R18, and the
installation of 0
jumpers for R15
R16. This configuration
results in a differential input impedance of 150
. Other differ-
ential input impedance configurations may be calculated with
the equation in Figure 8.
V
IN
+
AD8326
V
IN
R12
DESIRED IMPEDANCE = R12||1600
Figure 8. Differential Input
DATEN
SDATA
CLK
GND1
V
CC
TXEN
SLEEP
GND
V
CC
V
CC
V
EE
GND
V
EE
V
OUT
GND
V
CC
V
IN
V
IN+
V
EE
V
CC
V
EE
BYP
V
CC
V
CC
V
EE
GND
V
EE
V
OUT+
AD8326
V
EE
TXEN
SLEEP
DATEN
SDATA
CLK
10 F
0.1 F
0.1 F
0.1 F
0.1 F
TOKO 617DB-A0070
TO DIPLEXER
Z
IN
= 75
0.1 F
0.1 F
0.1 F
0.1 F
0.1 F
0.1 F
165
V
IN
V
IN+
Z
IN
= 150
10 F
V
CC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
0.1 F
0.1 F
0.1 F
0.1 F
0.1 F
0.1 F
Figure 5. Typical Applications Circuit
相关PDF资料
PDF描述
AD8326ARP-EVAL High Output Power Programmable CATV Line Driver
AD8326ARP-REEL High Output Power Programmable CATV Line Driver
AD8326ARE High Output Power Programmable CATV Line Driver
AD8326ARP High Output Power Programmable CATV Line Driver
AD8326 High Output Power Programmable CATV Line Driver
相关代理商/技术参数
参数描述
AD8326AREZ 功能描述:IC LINE DVR CATV PROG 28TSSOP RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话,手机,视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064
AD8326ARP 制造商:Analog Devices 功能描述:SP AMP LINE DRVR AMP SGL 5.25V/12.6V 28PSOP-II - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:PSOP HIGH OUTPUT POWER CATV LINE DRIVER - Bulk
AD8326ARP-EVAL 制造商:Analog Devices 功能描述:AD8326 PSOP EVALUATION BOARD 制造商:Analog Devices 功能描述:AD8326 PSOP EVALUATION BOARD - Bulk
AD8326ARP-REEL 制造商:Analog Devices 功能描述:
AD8326ARPZ 制造商:Analog Devices 功能描述:SP AMP LINE DRVR AMP SGL 5.25V/12.6V 28PSOP-II - Rail/Tube