参数资料
| 型号： | AD835AR |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/16页 |
| 文件大小： | 0K |
| 描述： | IC MULTIPLIER 4-QUADRANT 8-SOIC |
| 标准包装： | 1 |
| 功能： | 模拟乘法器 |
| 位元/级数： | 四象限 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SO |
| 包装： | 管件 |
AD835
Rev. D | Page 10 of 16
THEORY OF OPERATION
The AD835 is a four-quadrant, voltage output analog multiplier,
fabricated on an advanced dielectrically isolated complementary
bipolar process. In its basic mode, it provides the linear product
of its X and Y voltage inputs. In this mode, the 3 dB output
voltage bandwidth is 250 MHz (with small signal rise time of 1 ns).
Full-scale (1 V to +1 V) rise to fall times are 2.5 ns (with a
standard RL of 150 Ω), and the settling time to 0.1% under the
same conditions is typically 20 ns.
As in earlier multipliers from Analog Devices a unique
summing feature is provided at the Z input. As well as providing
independent ground references for the input and the output and
enhanced versatility, this feature allows the AD835 to operate
with voltage gain. Its X-, Y-, and Z-input voltages are all
nominally ±1 V FS, with an overrange of at least 20%. The
inputs are fully differential at high impedance (100 kΩ||2 pF)
and provide a 70 dB CMRR (f ≤ 1 MHz).
The low impedance output is capable of driving loads as small
as 25 Ω. The peak output can be as large as ±2.2 V minimum
for RL = 150 Ω, or ±2.0 V minimum into RL = 50 Ω. The AD835
attractive in low level, signal processing applications, for
example, as a wideband gain control element or modulator.
BASIC THEORY
The multiplier is based on a classic form, having a translinear core,
supported by three (X, Y, and Z) linearized voltage-to-current
converters, and the load driving output amplifier. The scaling
voltage (the denominator U in the equations) is provided by a
band gap reference of novel design, optimized for ultralow noise.
Figure 19 shows the functional block diagram.
In general terms, the AD835 provides the function
()(
)
Z
U
Y
X
W
+
=
2
1
2
1
(1)
where the variables W, U, X, Y, and Z are all voltages. Connected as
a simple multiplier, with X = X1 X2, Y = Y1 Y2, and Z = 0
and with a scale factor adjustment (see Figure 19) that sets U = 1 V,
the output can be expressed as
W = XY
(2)
00
88
3-
02
5
X1
X2
X = X1 – X2
Z INPUT
Y = Y1 – Y2
AD835
W OUTPUT
Y1
Y2
XY
XY + Z
X1
+
Figure 19. Functional Block Diagram
Simplified representations of this sort, where all signals are
presumed expressed in V, are used throughout this data sheet to
avoid the needless use of less intuitive subscripted variables
(such as, VX1). All variables as being normalized to 1 V.
For example, the input X can either be stated as being in the 1 V
to +1 V range or simply –1 to +1. The latter representation is found
to facilitate the development of new functions using the AD835.
The explicit inclusion of the denominator, U, is also less helpful, as
in the case of the AD835, if it is not an electrical input variable.
SCALING ADJUSTMENT
The basic value of U in Equation 1 is nominally 1.05 V. Figure 20,
which shows the basic multiplier connections, also shows how
the effective value of U can be adjusted to have any lower
voltage (usually 1 V) through the use of a resistive divider
between W (Pin 5) and Z (Pin 4). Using the general resistor
values shown, Equation 1can be rewritten as
() '
1
kW
Z
k
U
XY
W
+
=
(3)
where Z' is distinguished from the signal Z at Pin 4. It follows that
()
'
1
Z
U
k
XY
W
+
=
(4)
In this way, the effective value of U can be modified to
U’ = (1 k)U
(5)
without altering the scaling of the Z' input, which is expected because
the only ground reference for the output is through the Z' input.
Therefore, to set U' to 1 V, remembering that the basic value of
U is 1.05 V, R1 must have a nominal value of 20 × R2. The values
shown allow U to be adjusted through the nominal range of
0.95 V to 1.05 V. That is, R2 provides a 5% gain adjustment.
In many applications, the exact gain of the multiplier may not
be very important; in which case, this network may be omitted
entirely, or R2 fixed at 100 Ω.
00883-
020
+
R1 = (1–k) R
2k
Ω
R2 = kR
200
Ω
Z1
FB
+5V
–5V
FB
AD835
4.7
μF TANTALUM
0.01
μF CERAMIC
0.01
μF CERAMIC
4.7
μF TANTALUM
1
2
3
4
8
X
W
Y
X2
VP
W
Y1
X1
Y2
VN
Z
7
6
5
Figure 20. Multiplier Connections
相关PDF资料 |
PDF描述 |
|---|---|
| AD8465WBCPZ-R7 | IC COMPARATOR LVDS R-R 12LFCSP |
| AD8468WBKSZ-R7 | IC COMPARATOR TTL/CMOS SC70-6 |
| AD8469WBRMZ-RL | IC COMPARATOR R-R TTL/CMOS 8MSOP |
| AD8561ARU-REEL | IC COMP 7NS ULTRA-FAST 8-TSSOP |
| AD8564ARU-REEL | IC COMP QUAD 7NS FAST 16-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD835AR-ND | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD835AR-REEL | 功能描述:IC MULTIPLIER 4-QUADRANT 8-SOIC RoHS:否 类别:集成电路 (IC) >> 线性 - 模拟乘法器，除法器 系列:- 标准包装:25 系列:HA 功能:模拟乘法器 位元/级数:四象限 封装/外壳:16-CDIP（0.300"，7.62mm） 供应商设备封装:16-CDIP 侧面铜焊 包装:管件 |
| AD835AR-REEL7 | 功能描述:IC MULTIPLIER 4-QUADRANT 8-SOIC RoHS:否 类别:集成电路 (IC) >> 线性 - 模拟乘法器，除法器 系列:- 标准包装:25 系列:HA 功能:模拟乘法器 位元/级数:四象限 封装/外壳:16-CDIP（0.300"，7.62mm） 供应商设备封装:16-CDIP 侧面铜焊 包装:管件 |
| AD835ARZ | 功能描述:IC MULTIPLIER 4-QUADRANT 8-SOIC RoHS:是 类别:集成电路 (IC) >> 线性 - 模拟乘法器，除法器 系列:- 标准包装:25 系列:HA 功能:模拟乘法器 位元/级数:四象限 封装/外壳:16-CDIP（0.300"，7.62mm） 供应商设备封装:16-CDIP 侧面铜焊 包装:管件 |
| AD835ARZ | 制造商:Analog Devices 功能描述:Analog Multiplier IC 制造商:Analog Devices 功能描述:IC, ANALOG MULTIPLIER, 1000V/ uS, 8-SOIC |
发布紧急采购，3分钟左右您将得到回复。