参数资料
| 型号： | AD8370AREZ-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 6/28页 |
| 文件大小： | 0K |
| 描述： | IC AMP VGA DIFF LN 16TSSOP |
| 标准包装： | 1,000 |
| 放大器类型： | 可变增益 |
| 电路数： | 1 |
| 输出类型： | 差分 |
| 转换速率： | 5750 V/ns |
| -3db带宽： | 750MHz |
| 电流 - 输入偏压： | 400pA |
| 电流 - 电源： | 79mA |
| 电压 - 电源，单路/双路(±)： | 3 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm）裸露焊盘 |
| 供应商设备封装： | 16-TSSOP-EP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD8370
Data Sheet
Rev. B | Page 14 of 28
OUTPUT AMPLIFIER
The output impedance is approximately 100 differential and,
like the input preamplifier, this impedance is formed using
active circuit elements. See Figure 40 for a simplified schematic
of the output interface.
03692-
038
VCC/2
740
OPHI/OPLO
Figure 40. OPHI/OPLO Simplified Circuit
The gain of the output amplifier, and thus the AD8370 as a
whole, is load dependent. The following equation can be used to
predict the gain deviation of the AD8370 from that at 100 as
the load is varied.
LOAD
R
ion
GainDeviat
98
1
98
1
+
=
.
For example, if RLOAD is 1 k, the gain is a factor of 1.80 (5.12 dB)
above that at 100 , all other things being equal. If RLOAD is 50
, the gain is a factor of 0.669 (3.49 dB) below that at 100 .
DIGITAL INTERFACE AND TIMING
The digital control port uses a standard TTL interface. The 8-bit
control word is read in a serial fashion when the LTCH pin is
held low. The levels presented to the DATA pin are read on each
rising edge of the CLCK signal. Figure 41 illustrates the timing
diagram for the control interface. Minimum values for timing
parameters are presented in Table 4. Figure 42 is a simplified
schematic of the digital input pins.
DATA
(PIN 14)
CLCK
(PIN 13)
LTCH
(PIN 12)
TDS
TES
TEH
MSB
MSB-1 MSB-2 MSB-3
LSB
LSB+1
LSB+2
LSB+3
TCK
TPW
03692-039
Figure 41. Digital Timing Diagram
Table 4. Serial Programming Timing Parameters
Parameter
Min
Unit
Clock Pulse Width (TPW)
25
ns
Clock Period (TCK)
50
ns
Setup Time Data vs. Clock (TDS)
10
ns
Setup Time Latch vs. Clock (TES)
20
ns
Hold Time Latch vs. Clock (TEH)
10
ns
10
A
CLCK/DATA/LTCH/PWUP
03692-
040
Figure 42. Simplified Circuit for Digital Inputs
03692-
041
VCC/2
75
VOCM
Figure 43. Simplified Circuit for VOCM Output
相关PDF资料 |
PDF描述 |
|---|---|
| 67996-472 | BERGSTIK II .100" DR STRAIGHT |
| 1-87215-6 | CONN HEADR 32POS DUAL VERT GOLD |
| OP495GSZ-REEL | IC OPAMP GP R-R 85KHZ 16SOIC |
| 39811600000 | FUSE T-LAG PROTECT 1.60A 65V MP |
| 961127-5604-AR | CONN HEADER R/A SGL 27POS GOLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD8370-EVAL | 制造商:Analog Devices 功能描述:AD8370 EVAL BOARD - Bulk |
| AD8370-EVALZ | 制造商:Analog Devices 功能描述:- Bulk |
| AD8372 | 制造商:AD 制造商全称:Analog Devices 功能描述:41 dB Range, 1 dB Step Size, Programmable Dual VGA |
| AD8372ACPZ-R7 | 功能描述:IC AMP VGA DIFF DUAL LN 32LFCSP RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:2,500 系列:- 放大器类型:通用 电路数:4 输出类型:- 转换速率:0.6 V/µs 增益带宽积:1MHz -3db带宽:- 电流 - 输入偏压:45nA 电压 - 输入偏移:2000µV 电流 - 电源:1.4mA 电流 - 输出 / 通道:40mA 电压 - 电源，单路/双路(±):3 V ~ 32 V，±1.5 V ~ 16 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:14-TSSOP 包装:带卷 (TR) 其它名称:LM324ADTBR2G-NDLM324ADTBR2GOSTR |
| AD8372ACPZ-R71 | 制造商:AD 制造商全称:Analog Devices 功能描述:41 dB Range, 1 dB Step Size, Programmable Dual VGA |
发布紧急采购，3分钟左右您将得到回复。