参数资料
型号: AD8465WBCPZ-WP
厂商: Analog Devices Inc
文件页数: 2/16页
文件大小: 0K
描述: IC COMPARATOR 1CH LVDS 12LFCSP
标准包装: 50
类型: 带锁销
元件数: 1
输出类型: 补充型,LVDS,满摆幅
电压 - 电源,单路/双路(±): 2.5 V ~ 5.5 V
电压 - 输入偏移(最小值): 2mV @ 2.5V
电流 - 输入偏压(最小值): 5µA @ 2.5V
电流 - 输出(标准): 50mA
电流 - 静态(最大值): 3mA
CMRR, PSRR(标准): 50dB CMRR,60dB PSRR
传输延迟(最大): 3ns
磁滞: 100µV
工作温度: -40°C ~ 125°C
封装/外壳: 12-VFQFN 裸露焊盘,CSP
安装类型: 表面贴装
包装: 托盘 - 晶粒
产品目录页面: 764 (CN2011-ZH PDF)
AD8465
Data Sheet
Rev. A | Page 10 of 16
APPLICATION INFORMATION
POWER/GROUND LAYOUT AND BYPASSING
The AD8465 comparator is a very high speed device. Despite
the low noise output stage, it is essential to use proper high
speed design techniques to achieve the specified performance.
Because the comparator is an uncompensated amplifier, feedback
in any phase relationship is likely to cause oscillations or undesired
hysteresis. The use of low impedance supply planes is of critical
importance particularly with the output supply plane (VCCO)
and the ground plane (GND). Individual supply planes are
recommended as part of a multilayer board. Providing the
lowest inductance return path for switching currents ensures
the best possible performance in the target application.
It is also important to adequately bypass the input and output
supplies. Place multiple high quality 0.01 μF bypass capacitors
as close as possible to each of the VCCI and VCCO supply pins and
connect the capacitors to the GND plane with redundant vias.
Place at least one capacitor to provide a physically short return
path for output currents flowing back from ground to the VCCI
pin and the VCCO pin. Carefully select high frequency bypass
capacitors for minimum inductance and ESR. Parasitic layout
inductance should also be strictly controlled to maximize the
effectiveness of the bypass at high frequencies.
The input and output supplies have been connected separately
(VCCI ≠ VCCO); be sure to bypass each of these supplies separately
to the GND plane. Do not connect a bypass capacitor between
these supplies. It is recommended that the GND plane separate
the VCCI and VCCO planes when the circuit board layout is designed
to minimize coupling between the two supplies to take advan-
tage of the additional bypass capacitance from each respective
supply to the ground plane. This enhances the performance when
split input/output supplies are used. If the input and output supplies
are connected together for single-supply operation (VCCI = VCCO),
coupling between the two supplies is unavoidable; however,
careful board placement can help keep output return currents
away from the inputs.
LVDS-COMPATIBLE OUTPUT STAGE
Specified propagation delay dispersion performance is only
achieved by keeping parasitic capacitive loads at or below the
specified minimums. The outputs of the AD8465 are designed
to directly drive any standard LVDS-compatible input.
USING/DISABLING THE LATCH FEATURE
The latch input is designed for maximum versatility. It can
safely be left floating or it can be driven low by any standard
TTL/CMOS device as a high speed latch. In addition, the pin
can be operated as a hysteresis control pin with a bias voltage
of 1.25 V nominal and an input resistance of approximately
70 kΩ. This allows the comparator hysteresis to be easily
controlled by either a resistor or an inexpensive CMOS DAC.
Driving this pin high or floating the pin disables all hysteresis.
Hysteresis control and latch mode can be used together if an
open drain, an open collector, or a three-state driver is connected
in parallel to the hysteresis control resistor or current source.
Due to the programmable hysteresis feature, the logic threshold
of the latch pin is approximately 1.1 V, regardless of VCCO.
OPTIMIZING PERFORMANCE
As with any high speed comparator, proper design and layout
techniques are essential for obtaining the specified performance.
Stray capacitance, inductance, inductive power and ground imped-
ances, or other layout issues can severely limit performance and
often cause oscillation. Large discontinuities along input and
output transmission lines can also limit the specified pulse width
dispersion performance. Minimize the source impedance as
much as is practicable. High source impedance, in combina-
tion with the parasitic input capacitance of the comparator,
causes an undesirable degradation in bandwidth at the input,
thus degrading the overall response. Thermal noise from large
resistances can easily cause extra jitter with slowly slewing input
signals. Higher impedances encourage undesired coupling.
相关PDF资料
PDF描述
VI-JNT-MY-F1 CONVERTER MOD DC/DC 6.5V 50W
ADCMP607BCPZ-WP IC COMP TTL/CMOS 1CHAN 12-LFCSP
VI-JNR-MY-F4 CONVERTER MOD DC/DC 7.5V 50W
VI-BWY-MW-B1 CONVERTER MOD DC/DC 3.3V 66W
VI-JNR-MY-F2 CONVERTER MOD DC/DC 7.5V 50W
相关代理商/技术参数
参数描述
AD8468 制造商:AD 制造商全称:Analog Devices 功能描述:Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator
AD8468WBKSZ 制造商:Analog Devices 功能描述:IC COMPARATOR TTL/CMOS SC70-6 制造商:Analog Devices 功能描述:IC, COMPARATOR, TTL/CMOS, SC70-6 制造商:Analog Devices 功能描述:IC, COMPARATOR, TTL/CMOS, SC70-6; Comparator Type:Low Power; No. of Comparators:1; Response Time:60ns; Supply Voltage Range:2.5V to 5.5V; Amplifier Case Style:SC-70; No. of Pins:6; IC Output Type:Voltage; Output Compatibility:CMOS, ;RoHS Compliant: Yes
AD8468WBKSZ-R7 功能描述:IC COMPARATOR TTL/CMOS SC70-6 RoHS:是 类别:集成电路 (IC) >> 线性 - 比较器 系列:- 标准包装:1 系列:- 类型:通用 元件数:1 输出类型:CMOS,开路集电极,TTL 电压 - 电源,单路/双路(±):2.7 V ~ 5.5 V 电压 - 输入偏移(最小值):7mV @ 5V 电流 - 输入偏压(最小值):0.25µA @ 5V 电流 - 输出(标准):84mA @ 5V 电流 - 静态(最大值):120µA CMRR, PSRR(标准):- 传输延迟(最大):600ns 磁滞:- 工作温度:-40°C ~ 85°C 封装/外壳:SC-74A,SOT-753 安装类型:表面贴装 包装:剪切带 (CT) 产品目录页面:1268 (CN2011-ZH PDF) 其它名称:*LMV331M5*LMV331M5/NOPBLMV331M5CT
AD8468WBKSZ-RL 功能描述:校验器 IC R-R InputTTL/CMOSOut Comparitor RoHS:否 制造商:STMicroelectronics 产品: 比较器类型: 通道数量: 输出类型:Push-Pull 电源电压-最大:5.5 V 电源电压-最小:1.1 V 补偿电压(最大值):6 mV 电源电流(最大值):1350 nA 响应时间: 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:SC-70-5 封装:Reel
AD8469 制造商:AD 制造商全称:Analog Devices 功能描述:Fast, Rail-to-Rail, Low Power, 2.5 V to 5.5 V