参数资料
| 型号： | AD9051BRS |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/11页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 60MSPS 28-SSOP |
| 产品变化通告： | Product Discontinuance 27/Oct/2011 |
| 标准包装： | 47 |
| 位数： | 10 |
| 采样率（每秒）： | 60M |
| 数据接口： | 并联 |
| 转换器数目： | 3 |
| 功率耗散（最大）： | 315mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 28-SSOP |
| 包装： | 管件 |
| 输入数目和类型： | 2 个单端，单极；1 个差分，单极 |
REV.
AD9051
–10–
Overdrive of the Analog Input
Special care was taken in the design of the analog input section
of the AD9051 to prevent damage and corruption of data when
the input is overdriven. The nominal input range is 1.875 V to
3.125 V (1.25 V p-p centered at 2.5 V). Out-of-range compara-
tors detect when the analog input signal is out of this range and
the input buffer is clamped. The digital outputs are locked at
their maximum or minimum value (i.e., all “0” or all “1”). This
precludes the digital outputs changing to an invalid value when
the analog input is out of range.
The input is protected to one volt outside the power supply
rails. For nominal power (5 V and ground), the analog input
will not be damaged with signals from +5.5 V to –0.5 V.
Timing
The performance of the AD9051 is very insensitive to the duty
cycle of the clock. Pulsewidth variations of as much as
±15% for
encode rates of 40 MSPS and
±10% for encode rates of 60 MSPS
will cause no degradation in performance. (See Figure 17, SNR vs.
Duty Cycle.)
The AD9051 provides latched data outputs, with five pipeline
delays. Data outputs are available one propagation delay (tPD)
after the rising edge of the encode command (refer to Figure 1,
Timing Diagram). The length of the output data lines and
loads placed on them should be minimized to reduce tran-
sients within the AD9051; these transients can detract from
the converter’s dynamic performance.
Power Dissipation
The power dissipation specification in the parameter table is
measured under the following conditions: encode is 60 MSPS,
analog input is –FS.
As shown in Figure 3, the actual power dissipation varies based
on these conditions. For instance, reducing the clock rate will
reduce power as expected for CMOS-type devices. The loading
determines the power dissipated in the output stages.
The analog input frequency and amplitude in conjunction with
the clock rate determine the switching rate of the output data
bits. Power dissipation increases as more data bits switch at
faster rates. For instance, if the input is a dc signal that is out of
range, no output bits will switch. This minimizes power in the
output stages, but is not realistic from a usage standpoint.
The dissipation in the output stages can be minimized by inter-
facing the outputs to 3 V logic (refer to Using the AD9051, 3 V
System). The lower output swings minimize power consumption
as follows: (1/2 CLOAD
× V
DD
2
× Update Rate).
Voltage Reference
A stable and accurate 2.5 V voltage reference is built into the
AD9051 (Pin 3, VREFOUT). In normal operation the internal
reference is used by strapping together Pins 3 and 4 of the
AD9051. The internal reference has 500
A of extra drive cur-
rent that can be used for other circuits.
Some applications may require greater accuracy, improved
temperature performance, or adjustment of the gain of the
AD9051, which cannot be obtained by using the internal refer-
ence. For these applications, an external 2.5 V reference can be
used to connect to Pin 4 of the AD9051. The VREFIN requires
2
A of drive current.
The input range can be adjusted by varying the reference
voltage applied to the AD9051. No appreciable degradation
in performance occurs when the reference is adjusted
± 5%.
The full-scale range of the ADC tracks reference voltage
changes linearly.
C
相关PDF资料 |
PDF描述 |
|---|---|
| V150C15M150BG | CONVERTER MOD DC/DC 15V 150W |
| AD7713AR | IC ADC SIGNAL COND LC2MOS 24SOIC |
| MAX3082CPA+ | IC TXRX RS485/RS422 10MBPS 8-DIP |
| MAX3087CPA+ | IC TXRX RS485/422 10MBPS 8-DIP |
| AD7703BR | IC ADC 20BIT LC2MOS 20-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9051BRS-2V | 功能描述:IC ADC 10BIT 60MSPS 28-SSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
| AD9051BRSRL | 功能描述:IC ADC 10BIT 60MSPS 28-SSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
| AD9051BRSRL-2V | 功能描述:IC ADC 10BIT 60MSPS 28-SSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
| AD9051BRSZ | 功能描述:IC ADC 10BIT 60MSPS 28-SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD9051BRSZ-2V | 功能描述:IC ADC 10BIT 60MSPS 28-SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
发布紧急采购，3分钟左右您将得到回复。