参数资料
型号: AD9057BRS-RL40
厂商: Analog Devices Inc
文件页数: 10/12页
文件大小: 0K
描述: IC ADC 8BIT 40MSPS 20-SSOP T/R
产品变化通告: Product Discontinuance 27/Oct/2011
标准包装: 1,500
位数: 8
采样率(每秒): 40M
数据接口: 并联
转换器数目: 1
功率耗散(最大): 260mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 20-SSOP(0.209",5.30mm 宽)
供应商设备封装: 20-SSOP
包装: 带卷 (TR)
输入数目和类型: 1 个单端,单极
REV. D
AD9057
–7–
THEORY OF OPERATION
The AD9057 combines Analog Devices’ proprietary MagAmp
gray code conversion circuitry with flash converter technology
to provide a high performance, low cost ADC. The design
architecture ensures low power, high speed, and 8-bit accuracy.
A single-ended TTL/CMOS compatible ENCODE input controls
ADC timing for sampling the analog input pin and strobing the
digital outputs (D7–D0). An internal voltage reference (VREF
OUT) may be used to control ADC gain and offset or an exter-
nal reference may be applied.
The analog input signal is buffered at the input of the ADC and
applied to a high speed track-and-hold. The track-and-hold
circuit holds the analog input value during the conversion process
(beginning with the rising edge of the encode command). The
track-and-hold’s output signal passes through the gray code and
flash conversion stages to generate coarse and fine digital
representations of the held analog input level. Decode logic
combines the multistage data and aligns the 8-bit word for
strobed outputs on the rising edge of the encode command. The
MagAmp/Flash architecture of the AD9057 results in three
pipeline delays for the output data.
USING THE AD9057
Analog Inputs
The AD9057 provides a single-ended analog input impedance
of 150 k
W. The input requires a dc bias current of 6 mA (typical)
centered near 2.5 V (
±10%). The dc bias may be provided by
the user or may be derived from the ADC’s internal voltage
reference. Figure 2 shows a low cost dc bias implementation
allowing the user to capacitively couple ac signals directly into
the ADC without additional active circuitry. For best dynamic
performance, the VREF OUT pin should be decoupled to
ground with a 0.1
mF capacitor (to minimize modulation of
the reference voltage) and the bias resistor should be approxi-
mately 1 k
W. A 1 kW bias resistor (±20%) is included within
the AD9057 and may be used to reduce application board size
and complexity.
AD9057
VREF OUT
AIN
0.1 F
5V
VIN
(1V p-p)
VREF IN
BIAS OUT
1k
0.1 F
Figure 2. Capacitively Coupled AD9057
Figure 3 shows typical connections for high performance dc
biasing using the ADC’s internal voltage reference. All compo-
nents may be powered from a single 5 V supply. In the example,
analog input signals are referenced to ground.
AD9057
VREF OUT
VREF IN
AIN
0.1 F
10k
AD8041
5V
1k
5V
1k
VIN
(–0.5V
TO +0.5V)
Figure 3. DC-Coupled AD9057 (Inverted VIN)
Voltage Reference
A stable and accurate 2.5 V voltage reference is built into the
AD9057 (VREF OUT). The reference output may be used to
set the ADC gain/offset by connecting VREF OUT to VREF IN.
The internal reference is capable of providing 300
mA of drive
current (for dc biasing the analog input or other user circuitry).
Some applications may require greater accuracy, improved
temperature performance, or gain adjustments that cannot be
obtained using the internal reference. An external voltage may
be applied to the VREF IN with VREF OUT disconnected for
gain adjustment of up to
±10% (the VREF IN pin is internally
tied directly to the ADC circuitry). ADC gain and offset will
vary simultaneously with external reference adjustment with a
1:1 ratio (a 2% or 50 mV adjustment to the 2.5 V reference
varies ADC gain by 2% and ADC input range center offset by
50 mV). Theoretical input voltage range versus reference input
voltage may be calculated from the following equations:
VRANGE (p-p)
= VREF IN/2.5
VMIDSCALE
= VREF IN
VTOP-OF-RANGE
= VREF IN + VRANGE/2
VBOTTOM-OF-RANGE = VREF IN – VRANGE /2
Digital Logic (5 V/3 V Systems)
The digital inputs and outputs of the AD9057 can easily be
configured to interface directly with 3 V or 5 V logic systems.
The encode and power-down (PWRDN) inputs are CMOS
stages with TTL thresholds of 1.5 V, making the inputs compat-
ible with TTL, 5 V CMOS, and 3 V CMOS logic families. As
with all high speed data converters, the encode signal should be
clean and jitter free to prevent degradation of ADC dynamic
performance.
The AD9057’s digital outputs will also interface directly with
5V or 3 V CMOS logic systems. The voltage supply pin (VDD)
for these CMOS stages is isolated from the analog VD voltage
supply. By varying the voltage on this supply pin, the digital
output high level will change for 5 V or 3 V systems. Optimum
SNR is obtained running the outputs at 3 V. Care should be
taken to isolate the VDD supply voltage from the 5 V analog
supply to minimize digital noise coupling into the ADC.
相关PDF资料
PDF描述
AD9058AKD IC ADC 8BIT DUAL 50MSPS 48-CDIP
AD9059BRS IC ADC 8BIT DUAL 60MSPS 28-SSOP
AD9117BCPZRL7 IC DAC DUAL 14BIT LO PWR 40LFCSP
AD9148BBPZRL IC DAC 16BIT SPI/SRL 196BGA
AD9200ARS IC ADC CMOS 10BIT 20MSPS 28-SSOP
相关代理商/技术参数
参数描述
AD9057BRS-RL60 制造商:Analog Devices 功能描述:ADC Single Flash 60Msps 8-bit Parallel 20-Pin SSOP T/R
AD9057BRSRL60SP211 功能描述:IC ADC 8BIT 60MSPS 20-SSOP 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1
AD9057BRS-RL80 制造商:Analog Devices 功能描述:ADC Single Flash 80Msps 8-bit Parallel 20-Pin SSOP T/R
AD9057BRSZ-40 功能描述:IC ADC 8BIT 40MSPS 20-SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD9057BRSZ-60 功能描述:IC ADC 8BIT 60MSPS 20SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率(每秒):20M 数据接口:并联 转换器数目:2 功率耗散(最大):155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:Digi-Reel® 输入数目和类型:4 个单端,单极;2 个差分,单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6