- 您现在的位置：买卖IC网 > PDF目录10541 > AD9215BRUZ-80 (Analog Devices Inc)IC ADC 10BIT 80MSPS 3V 28TSSOP PDF资料下载
参数资料
| 型号： | AD9215BRUZ-80 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/36页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 80MSPS 3V 28TSSOP |
| 设计资源： | Very Low Jitter Encode (Sampling) Clocks for High Speed Analog-to-Digital Converters Using ADF4002 (CN0003) Interfacing the High Frequency AD8331 to AD9215 (CN0096) |
| 标准包装： | 50 |
| 位数： | 10 |
| 采样率（每秒）： | 80M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 104mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 28-TSSOP |
| 包装： | 管件 |
| 输入数目和类型： | 2 个单端，单极；1 个差分，单极 |
| 配用： | AD9215BCP-80EBZ-ND - BOARD EVAL FOR AD9215BCP-80 AD9215BCP-65EBZ-ND - BOARD EVAL FOR AD9215BCP-65 AD9215BCP-105EBZ-ND - BOARD EVAL FOR AD9215BCP-105 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
AD9215
Data Sheet
Rev. B | Page 16 of 36
Table 7. Reference Configuration Summary
Selected Mode
External SENSE
Connection
Internal Op Amp
Configuration
Resulting VREF
(V)
Resulting Differential Span
(V p-p)
Externally Supplied Reference
AVDD
N/A
2 × External Reference
Internal 0.5 V Reference
VREF
Voltage Follower (G = 1)
0.5
1.0
Programmed Variable
Reference
External Divider
Noninverting (1 < G < 2)
0.5 × (1 + R2/R1)
2 × VREF
Internally Programmed 1 V
Reference
AGND to 0.2 V
Internal Divider
1.0
2.0
Table 8. Digital Output Coding
Code
VIN+ VIN Input Span =
2 V p-p (V)
VIN+ VIN Input Span =
1 V p-p (V)
Digital Output Offset Binary
(D9D0)
Digital Output Twos
Complement (D9D0)
1023
1.000
0.500
11 1111 1111
01 1111 1111
512
0
10 0000 0000
00 0000 0000
511
0.00195
0.000978
01 1111 1111
11 1111 1111
0
1.00
0.5000
00 0000 0000
10 0000 0000
High speed, high resolution ADCs are sensitive to the quality
of the clock input. The degradation in SNR at a given full-scale
input frequency (fINPUT) due only to aperture jitter (tA) can be
calculated with the following equation
SNR Degradation = 20 × log10 [2 × π × fINPUT × tA]
In the equation, the rms aperture jitter, tA, represents the root-
sum square of all jitter sources, which include the clock input,
analog input signal, and ADC aperture jitter specification.
Undersampling applications are particularly sensitive to jitter.
The clock input should be treated as an analog signal in cases
where aperture jitter may affect the dynamic range of the
AD9215. Power supplies for clock drivers should be separated
from the ADC output driver supplies to avoid modulating the
clock signal with digital noise. Low jitter, crystal-controlled
oscillators make the best clock sources. If the clock is generated
from another type of source (by gating, dividing, or other
methods), it should be retimed by the original clock at the last
step.
Power Dissipation and Standby Mode
As shown in Figure 35, the power dissipated by the AD9215 is
proportional to its sample rate. The digital power dissipation
does not vary substantially between the three speed grades
because it is determined primarily by the strength of the digital
drivers and the load on each output bit. The maximum DRVDD
current can be calculated as
IDRVDD = VDRVDD × CLOAD × fCLOCK × N
where N is the number of output bits, 10 in the case of the
AD9215. This maximum current is for the condition of every
output bit switching on every clock cycle, which can only occur
for a full-scale square wave at the Nyquist frequency, fCLOCK/2. In
practice, the DRVDD current is established by the average
number of output bits switching, which are determined by the
encode rate and the characteristics of the analog input signal.
Digital power consumption can be minimized by reducing the
capacitive load presented to the output drivers. The data in Fig-
ure 35 was taken with a 5 pF load on each output driver.
02874-A-075
15
35
30
25
20
40
105
5
15
25
35
45
55
65
75
85
95
I AVDD
(mA)
I DRVDD
–1
1
3
5
7
9
11
13
15
fSAMPLE (MSPS)
AD9215-105 IAVDD
AD9215-65/80 IAVDD
IDRVDD
Figure 35. Supply Current vs. fSAMPLE for fIN = 10.3 MHz
The analog circuitry is optimally biased so that each speed
grade provides excellent performance while affording reduced
power consumption. Each speed grade dissipates a baseline
power at low sample rates that increases linearly with the clock
frequency.
By asserting the PDWN pin high, the AD9215 is placed in
standby mode. In this state, the ADC typically dissipates 1 mW
if the CLK and analog inputs are static. During standby, the
output drivers are placed in a high impedance state. Reasserting
the PDWN pin low returns the AD9215 into its normal opera-
tional mode.
In standby mode, low power dissipation is achieved by shutting
down the reference, reference buffer, and biasing networks. The
相关PDF资料 |
PDF描述 |
|---|---|
| LTC1298IS8#PBF | IC A/D CONV SAMPLING 12BIT 8SOIC |
| MS3102A20-15PW | CONN RCPT 7POS BOX MNT W/PINS |
| AD7264BSTZ | IC ADC 14BIT 2CH 1MSPS 48LQFP |
| MS3102A22-18P | CONN RCPT 8POS BOX MNT W/PINS |
| VE-J53-MW-F2 | CONVERTER MOD DC/DC 24V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9215BRUZ-80 | 制造商:Analog Devices 功能描述:10BIT ADC 80MSPS 9215 TSSOP28 |
| AD9215BRUZRL7-105 | 功能描述:IC ADC 10BIT 105MSPS 3V 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD9215BRUZRL7-65 | 功能描述:IC ADC 10BIT 65MSPS 3V 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD9215BRUZRL7-80 | 功能描述:IC ADC 10BIT 80MSPS 3V 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD9215XCP-105 | 制造商:Analog Devices 功能描述:10 BIT LOW POWER 65/80/105 MSPS ADC - Bulk |
发布紧急采购，3分钟左右您将得到回复。