- 您现在的位置：买卖IC网 > PDF目录10531 > AD9218BSTZ-65 (Analog Devices Inc)IC ADC 10BIT DUAL 65MSPS 48-LQFP PDF资料下载
参数资料
| 型号： | AD9218BSTZ-65 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT DUAL 65MSPS 48-LQFP |
| 标准包装： | 1 |
| 位数： | 10 |
| 采样率（每秒）： | 65M |
| 数据接口： | 并联 |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 390mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 托盘 |
| 输入数目和类型： | 2 个差分，单极 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD9218
Rev. C | Page 10 of 28
TERMINOLOGY
Full-Scale Input Power
Analog Bandwidth
Expressed in dbm. Computed using the following equation:
The analog input frequency at which the spectral power of the
fundamental frequency (as determined by the FFT analysis) is
reduced by 3 dB.
=
001
.
0
log
10
2
INPUT
Scale
Full
Scale
Full
Z
rms
V
Power
Aperture Delay
The delay between the 50% point of the rising edge of the
ENCODE command and the instant at which the analog input
is sampled.
Gain Error
Gain error is the difference between the measured and the ideal
full-scale input voltage range of the ADC.
Aperture Uncertainty (Jitter)
The sample-to-sample variation in aperture delay.
Harmonic Distortion, Second
The ratio of the rms signal amplitude to the rms value of the
second harmonic component, reported in dBc.
Crosstalk
Coupling onto one channel being driven by a low level signal
(–40 dBFS) when the adjacent interfering channel is driven by a
full-scale signal.
Harmonic Distortion, Third
The ratio of the rms signal amplitude to the rms value of the
third harmonic component, reported in dBc.
Differential Analog Input Resistance,
Differential Analog Input Capacitance,
Differential Analog Input Impedance
Integral Nonlinearity
The deviation of the transfer function from a reference line
measured in fractions of 1 LSB using a “best straight line”
determined by a least-square curve fit.
The real and complex impedances measured at each analog
input port. The resistance is measured statically and the
capacitance and differential input impedances are measured
with a network analyzer.
Minimum Conversion Rate
The encode rate at which the SNR of the lowest analog signal
frequency drops by no more than 3 dB below the guaranteed limit.
Differential Analog Input Voltage Range
The peak-to-peak differential voltage that must be applied to
the converter to generate a full-scale response. Peak differential
voltage is computed by observing the voltage on a single pin
and subtracting the voltage from the other pin, which is 180
degrees out of phase. Peak-to-peak differential is computed by
rotating the input phase 180 degrees and again taking the peak
measurement. The difference is then computed between both
peak measurements.
Maximum Conversion Rate
The encode rate at which parametric testing is performed.
Output Propagation Delay
The delay between the 50% level crossing of ENCODE A or
ENCODE B and the 50% level crossing of the respective
channel’s output data bit.
Noise (for Any Range Within the ADC)
Differential Nonlinearity
×
=
10
001
.
0
dBFS
dBc
dBm
NOISE
Signal
SNR
FS
Z
V
The deviation of any code width from an ideal 1 LSB step.
Effective Number of Bits (ENOB)
where Z is the input impedance, FS is the full scale of the device
for the frequency in question, SNR is the value for the particular
input level, and Signal is the signal level within the ADC
reported in dB below full scale. This value includes both
thermal and quantization noise.
The effective number of bits is calculated from the measured
SNR based on the equation
02
.
6
76
.
1
dB
=
MEASURED
SNR
ENOB
Power Supply Rejection Ratio
ENCODE Pulse Width/Duty Cycle
The ratio of a change in input offset voltage to a change in
power supply voltage.
Pulse width high is the minimum amount of time that the
ENCODE pulse should be left in Logic 1 state to achieve rated
performance; pulse width low is the minimum time ENCODE
pulse should be left in low state. See timing implications of
changing tENCH in text. At a given clock rate, these specifications
define an acceptable ENCODE duty cycle.
相关PDF资料 |
PDF描述 |
|---|---|
| 97-3108B-18-4S | CONN PLUG RT ANG 4POS W/SOCKETS |
| ICL3232EIAZ | IC 2DRVR/2RCVR RS232 3V 16-SSOP |
| VI-BTR-MX-F1 | CONVERTER MOD DC/DC 7.5V 75W |
| ISL3175EIBZ | TXRX ESD 3.3V RS-485/422 8-SOIC |
| ICL3232ECBZ | IC TXRX DUAL RS232 3-5.5V 16SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9218BSTZ-65 | 制造商:Analog Devices 功能描述:IC 10-BIT ADC |
| AD9218BSTZ-651 | 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 40/65/80/105 MSPS 3 V Dual Analog-to-Digital Converter |
| AD9218BSTZ-80 | 功能描述:IC ADC 10BIT DUAL 80MSPS 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD9218BSTZ-801 | 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 40/65/80/105 MSPS 3 V Dual Analog-to-Digital Converter |
| AD9218BSTZ-RL105 | 功能描述:IC ADC 10BIT DUAL 105MSPS 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。