参数资料
型号: AD9225
厂商: Analog Devices, Inc.
英文描述: Complete 12-Bit, 25 MSPS Monolithic A/D Converter
中文描述: 完整的12位,25 MSPS的单片机的A / D转换器
文件页数: 13/24页
文件大小: 321K
代理商: AD9225
AD9225
–13–
REV. A
10
m
F
VINA
VINB
SENSE
AD9225
0.1
m
F
R
S
+V
–V
R
S
VREF
4V
0V
U1
2.0V
Figure 19. Single-Ended AD9225 Op Amp Drive Circuit
Op Amp with DC Level Shifting
Figure 20 shows a dc-coupled level shifting circuit employing an
op amp, A1, to sum the input signal with the desired dc set.
Configuring the op amp in the inverting mode with the given
resistor values results in an ac signal gain of –1. If the signal
inversion is undesirable, interchange the VINA and VINB con-
nections to reestablish the original signal polarity. The dc volt-
age at VREF sets the common-mode voltage of the AD9225.
For example, when VREF = 2.0 V, the input level from the op
amp will also be centered around 2.0 V. The use of ratio matched,
thin-film resistor networks will minimize gain and offset errors.
Also, an optional pull-up resistor, RP, may be used to reduce
the output load on VREF to less than its 1 mA maximum.
0V
DC
+VREF
–VREF
VINA
VINB
AD9225
0.1
m
F
500
V
*
0.1
m
F
500
V
*
7
1
2
3
4
5
A1
6
NC
NC
+V
CC
500
V
*
R
S
VREF
500
V
*
R
S
R
P
**
+V
*OPTIONAL RESISTOR NETWORK-OHMTEK ORNA500D
**OPTIONAL PULL-UP RESISTOR WHEN USING INTERNAL REFERENCE
Figure 20. Single-Ended Input with DC-Coupled Level Shift
AC COUPLING AND INTERFACE ISSUES
For applications where ac coupling is appropriate, the op amp’s
output can be easily level-shifted via a coupling capacitor. This
has the advantage of allowing the op amp’s common-mode level
to be symmetrically biased to its midsupply level (i.e., (V
CC
+
V
EE
)/2). Op amps that operate symmetrically with respect to
their power supplies typically provide the best ac performance as
well as greatest input/output span. Various high speed/perfor-
mance amplifiers which are restricted to +5 V/–5 V operation
and/or specified for +5 V single-supply operation can be easily
configured for the 4 V or 2 V input span of the AD9225. Note
that differential transformer coupling, which is another form of
ac coupling, should be considered for optimum ac performance.
Simple AC Interface
Figure 21 shows a typical example of an ac-coupled, single-
ended configuration. The bias voltage shifts the bipolar, ground-
referenced input signal to approximately AVDD/2. The value
for C1 and C2 will depend on the size of the resistor, R. The
capacitors, C1 and C2, are a 0.1
μ
F ceramic and 10
μ
F tanta-
lum capacitor in parallel to achieve a low cutoff frequency while
maintaining a low impedance over a wide frequency range. The
combination of the capacitor and the resistor form a high-pass
filter with a high-pass –3 dB frequency determined by the equation,
f
–3
dB
= 1/(2
× π
×
R
×
(
C
1 +
C
2))
The low impedance VREF voltage source biases both the VINB
input and provides the bias voltage for the VINA input. Figure
21 shows the VREF configured for 2.0 V thus the input range of
the A/D is 0 V to 4 V. Other input ranges could be selected by
changing VREF.
VINA
VINB
AD9225
+5V
–5V
R
S
0V
–2V
+2V
V
IN
C1
10
m
F
R
S
AD9631
+V
+V
C2
0.1
m
F
10
m
F
0.1
m
F
0.5
2.5
R
R
R
R
Figure 21. AC-Coupled Input
Alternative AC Interface
Figure 22 shows a flexible ac coupled circuit which can be con-
figured for different input spans. Since the common mode volt-
age of VINA and VINB are biased to midsupply independent of
VREF, VREF can be pin strapped or reconfigured to achieve
input spans between 2 V and 4 V p-p. The AD9225’s CMRR
along with the symmetrical coupling R-C networks will reject
both power supply variations and noise. The resistors, R, estab-
lish the common-mode voltage. They may have a high value
(e.g., 5 k
) to minimize power consumption and establish a low
cutoff frequency. The capacitors, C1 and C2, are typically a
0.1
μ
F ceramic and 10
μ
F tantalum capacitor in parallel to
achieve a low cutoff frequency while maintaining a low imped-
ance over a wide frequency range. R
S
isolates the buffer ampli-
fier from the A/D input. The optimum performance is achieved
when VINA and VINB are driven via symmetrical networks.
The f
–3 dB
point can be approximated by the equation,
f
–3
dB
=
1
2
π×
6
K
+
(
C
1
+
C
2)
VINA
VINB
AD9225
1k
V
R
S
V
IN
C2
0.1
m
F
R
S
VCM
1k
V
C2
0.1
m
F
C1
10
m
F
C1
10
m
F
C3
0.1
m
F
Figure 22. AC-Coupled Input-Flexible Input Span,
V
CM
= 2.5 V
相关PDF资料
PDF描述
AD9225-EB Complete 12-Bit, 25 MSPS Monolithic A/D Converter
AD9225AR Complete 12-Bit, 25 MSPS Monolithic A/D Converter
AD9225ARS Complete 12-Bit, 25 MSPS Monolithic A/D Converter
AD9226-LQFP-EB Complete 12-Bit, 65 MSPS ADC Converter
AD9226 Complete 12-Bit, 65 MSPS ADC Converter
相关代理商/技术参数
参数描述
AD9225_03 制造商:AD 制造商全称:Analog Devices 功能描述:Complete 12-Bit, 25 MSPS Monolithic A/D Converter
AD9225AR 功能描述:IC ADC 12BIT 25MSPS 28-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
AD9225ARRL 制造商:Analog Devices 功能描述:ADC Single Pipelined 25Msps 12-bit Parallel 28-Pin SOIC W T/R
AD9225ARS 功能描述:IC ADC 12BIT 25MSPS 28-SSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
AD9225ARSRL 功能描述:IC ADC 12BIT 25MSPS 28-SSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率(每秒):300k 数据接口:并联 转换器数目:1 功率耗散(最大):75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端,单极;1 个单端,双极