参数资料
| 型号： | AD9410BSVZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/20页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 210MSPS 80-TQFP |
| 标准包装： | 1 |
| 位数： | 10 |
| 采样率（每秒）： | 210M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 2.4W |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-TQFP 裸露焊盘 |
| 供应商设备封装： | 80-TQFP-EP（14x14） |
| 包装： | 托盘 |
| 输入数目和类型： | 1 个差分，单极 |
AD9410
Rev. A | Page 17 of 20
VOLTAGE REFERENCE
A stable and accurate 2.5 V voltage reference is built into the
AD9410 (VREFOUT). The input range can be adjusted by varying
the reference voltage. No appreciable degradation in
performance occurs when the reference is adjusted ±5%. The
full-scale range of the ADC tracks reference voltage changes
linearly within the ±5% tolerance.
TIMING
The AD9410 provides latched data outputs, with six pipeline
delays in interleaved mode (see Figure 2). In parallel mode, the
Port A has one additional cycle of latency added on-chip to line
up transitions at the data ports, resulting in a latency of seven
cycles for the Port A. The length of the output data lines and
loads placed on them should be minimized to reduce transients
within the AD9410; these transients can detract from the
dynamic performance of the converter.
The minimum guaranteed conversion rate of the AD9410 is
100 MSPS. At internal clock rates below 100 MSPS, dynamic
performance may degrade. Note that lower effective sampling
rates can be obtained simply by sampling just one output port—
decimating the output by two. Lower sampling frequencies can
also be accommodated by restricting the duty cycle of the clock
such that the clock high pulse width is a maximum of 5 ns.
DATA SYNC (DS)
The data sync input, DS, can be used in applications requiring
that a given sample appear at a specific output Port A or Port B.
When DS is held high, the ADC data outputs and clock do not
switch and are held static. Synchronization is accomplished by
the assertion (falling edge) of DS, within the timing constraints
tSDS and tHDS relative to an clock rising edge. (On initial
synchronization, tHDS is not relevant.) If DS falls within the
required setup time (tSDS) before a given clock rising edge N, the
analog value at that point is digitized and available at Port B six
cycles later (interleaved mode). The next sample, N+1, is
sampled by the next rising clock edge and available at Port A six
cycles after that clock edge (interleaved mode). In dual parallel
mode, Port A has a seven cycle latency, and Port B has a six
cycle latency, but data is available at the same time.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9411BSVZ-170 | IC ADC 10BIT 170MSPS 100TQFP |
| AD9430BSVZ-170 | IC ADC 12BIT 170MSPS 3.3V100TQFP |
| AD9432BSVZ-80 | IC ADC 12BIT 80MSPS 52TQFP |
| AD9433BSVZ-125 | IC ADC 12BIT 125MSPS 52-TQFP |
| AD9444BSVZ-80 | IC ADC 14BIT 80MSPS 100TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9411 | 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 170/200 MSPS 3.3 V A/D Converter |
| AD9411/PCB | 制造商:Analog Devices 功能描述: |
| AD9411BSV-170 | 制造商:Analog Devices 功能描述:ADC Single Pipelined 170Msps 10-bit Parallel/LVDS 100-Pin TQFP EP 制造商:Analog Devices 功能描述:IC 10BIT ADC SMD 9411 TQFP100 |
| AD9411BSV-200 | 制造商:Analog Devices 功能描述:ADC Single Pipelined 200Msps 10-bit Parallel/LVDS 100-Pin TQFP EP |
| AD9411BSVZ-170 | 功能描述:IC ADC 10BIT 170MSPS 100TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
发布紧急采购，3分钟左右您将得到回复。