参数资料
型号: AD9517-2ABCPZ-RL7
厂商: Analog Devices Inc
文件页数: 7/80页
文件大小: 0K
描述: IC CLOCK GEN 2.2GHZ VCO 48LFCSP
标准包装: 750
类型: 时钟发生器,扇出配送
PLL:
输入: CMOS,LVDS,LVPECL
输出: CMOS,LVDS,LVPECL
电路数: 1
比率 - 输入:输出: 1:12
差分 - 输入:输出: 是/是
频率 - 最大: 2.33GHz
除法器/乘法器: 是/无
电源电压: 3.135 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-VFQFN 裸露焊盘,CSP
供应商设备封装: 48-LFCSP-VQ(7x7)
包装: 带卷 (TR)
Data Sheet
AD9517-2
Rev. E | Page 15 of 80
POWER DISSIPATION
Table 17.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
POWER DISSIPATION, CHIP
Power-On Default
1.0
1.2
W
No clock; no programming; default register values;
does not include power dissipated in external resistors
Full Operation; CMOS Outputs at 195 MHz
1.4
2.0
W
PLL on; internal VCO = 2335 MHz; VCO divider = 2;
all channel dividers on; six LVPECL outputs at 584 MHz;
eight CMOS outputs (10 pF load) t 195 MHz; all fine delay on,
maximum current; does not include power dissipated
in external resistors
Full Operation; LVDS Outputs at 195 MHz
1.4
2.1
W
PLL on; internal VCO = 2335 MHz, VCO divider = 2; all channel
dividers on; six LVPECL outputs at 584 MHz; four LVDS outputs
at 195 MHz; all fine delay on, maximum current; does not
include power dissipated in external resistors
PD Power-Down
75
185
mW
PD pin pulled low; does not include power dissipated
in terminations
PD Power-Down, Maximum Sleep
31
mW
PD pin pulled low; PLL power-down Register 0x010[1:0] = 01b;
SYNC power-down, Register 0x230[2] = 1b; REF for distribution
power-down, Register 0x230[1] = 1b
VCP Supply
4
4.8
mW
PLL operating; typical closed-loop configuration
POWER DELTAS, INDIVIDUAL FUNCTIONS
Power delta when a function is enabled/disabled
VCO Divider
30
mW
VCO divider bypassed
REFIN (Differential)
20
mW
All references off to differential reference enabled
REF1, REF2 (Single-Ended)
4
mW
All references off to REF1 or REF2 enabled; differential
reference not enabled
VCO
70
mW
CLK input selected to VCO selected
PLL
75
mW
PLL off to PLL on, normal operation; no reference enabled
Channel Divider
30
mW
Divider bypassed to divide-by-2 to divide-by-32
LVPECL Channel (Divider Plus Output Driver)
160
mW
No LVPECL output on to one LVPECL output on,
independent of frequency
LVPECL Driver
90
mW
Second LVPECL output turned on, same channel
LVDS Channel (Divider Plus Output Driver)
120
mW
No LVDS output on to one LVDS output on; see Figure 8 for
dependence on output frequency
LVDS Driver
50
mW
Second LVDS output turned on, same channel
CMOS Channel (Divider Plus Output Driver)
100
mW
Static; no CMOS output on to one CMOS output on; see
Figure 9 for variation over output frequency
CMOS Driver (Second in Pair)
0
mW
Static; second CMOS output, same pair, turned on
CMOS Driver (First in Second Pair)
30
mW
Static; first output, second pair, turned on
Fine Delay Block
50
mW
Delay block off to delay block enabled; maximum current
setting
相关PDF资料
PDF描述
AD9517-3ABCPZ-RL7 IC CLOCK GEN 2.0GHZ VCO 48LFCSP
AD9517-4ABCPZ-RL7 IC CLOCK GEN 1.8GHZ VCO 48LFCSP
AD9518-0ABCPZ IC CLOCK GEN 6CH 2.8GHZ 48LFCSP
AD9518-1ABCPZ IC CLOCK GEN 6CH 2GHZ 48LFCSP
AD9518-2ABCPZ-RL7 IC CLOCK GEN 6CH 2.2GHZ 48LFCSP
相关代理商/技术参数
参数描述
AD9517-2BCPZ 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP Tray
AD9517-2BCPZ-REEL7 制造商:Analog Devices 功能描述:
AD9517-2BCPZ-TR 制造商:Analog Devices 功能描述:OUPUT CLOCK GENERATOR WITH 2.2HZ VCO - Tape and Reel
AD9517-3 制造商:AD 制造商全称:Analog Devices 功能描述:12-Output Clock Generator with Integrated 2.0 GHz VCO
AD9517-3A/PCBZ 功能描述:BOARD EVALUATION FOR AD9517-3A RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源