参数资料
型号: AD9518-2A/PCBZ
厂商: Analog Devices Inc
文件页数: 7/64页
文件大小: 0K
描述: BOARD EVALUATION FOR AD9518-2A
设计资源: AD9518 Schematics
AD9518 Gerber Files
AD9518-2 BOM
标准包装: 1
主要目的: 计时,时钟发生器
嵌入式:
已用 IC / 零件: AD9518-2A
主要属性: 2 输入,6 输出,2.2GHz VCO
次要属性: LVPECL 输出逻辑
已供物品:
Data Sheet
AD9518-2
Rev. C | Page 15 of 64
Pin No.
Input/
Output
Pin Type
Mnemonic
Description
13
I
3.3 V CMOS
SCLK
Serial Control Port Data Clock Signal.
14
I
3.3 V CMOS
CS
Serial Control Port Chip Select, Active Low. This pin has an internal 30 k pull-up
resistor.
15
O
3.3 V CMOS
SDO
Serial Control Port. Unidirectional serial data output.
16
I/O
3.3 V CMOS
SDIO
Serial Control Port. Bidirectional serial data input/output.
17
I
3.3 V CMOS
RESET
Chip Reset, Active Low. This pin has an internal 30 k pull-up resistor.
18
I
3.3 V CMOS
PD
Chip Power Down, Active Low. This pin has an internal 30 k pull-up resistor.
19
O
LVPECL
OUT4
LVPECL Output; One Side of a Differential LVPECL Output.
20
O
LVPECL
OUT4
LVPECL Output; One Side of a Differential LVPECL Output.
21, 30, 31,
40
I
Power
VS_LVPECL
Extended Voltage 2.5 V to 3.3 V LVPECL Power Pins.
22
O
LVPECL
OUT5
LVPECL Output; One Side of a Differential LVPECL Output.
23
O
LVPECL
OUT5
LVPECL Output; One Side of a Differential LVPECL Output.
27, 34
GND
Ground. See the description for EPAD.
28
O
LVPECL
OUT3
LVPECL Output; One Side of a Differential LVPECL Output.
29
O
LVPECL
OUT3
LVPECL Output; One Side of a Differential LVPECL Output.
32
O
LVPECL
OUT2
LVPECL Output; One Side of a Differential LVPECL Output.
33
O
LVPECL
OUT2
LVPECL Output; One Side of a Differential LVPECL Output.
36
NC
No Connection.
38
O
LVPECL
OUT1
LVPECL Output; One Side of a Differential LVPECL Output.
39
O
LVPECL
OUT1
LVPECL Output; One Side of a Differential LVPECL Output.
41
O
LVPECL
OUT0
LVPECL Output; One Side of a Differential LVPECL Output.
42
O
LVPECL
OUT0
LVPECL Output; One Side of a Differential LVPECL Output.
44
O
Current set
resistor
RSET
Resistor connected here sets internal bias currents. Nominal value = 4.12 k.
46
O
Current set
resistor
CPRSET
Resistor connected here sets the CP current range. Nominal value = 5.1 k.
47
I
Reference
input
REFIN (REF2)
Along with REFIN, this is the self-biased differential input for the PLL reference.
Alternatively, this pin is a single-ended input for REF2.
48
I
Reference
input
REFIN (REF1)
Along with REFIN, this is the self-biased differential input for the PLL reference.
Alternatively, this pin is a single-ended input for REF1.
EPAD
GND
Ground. The external paddle on the bottom of the package must be connected to
ground for proper operation.
相关PDF资料
PDF描述
FCBP110LD1L10 CABLE 10.5GBPS 10M LASERWIRE
ADCLK946/PCBZ KIT EVAL CLK BUFF ADCLK946
A2MXS-3436M ADM34S/AE34M/X
FCBP110LD1L05S KIT 5M LASERWIRE SFP+
AD9522-3/PCBZ BOARD EVAL FOR AD9522-3 CLK GEN
相关代理商/技术参数
参数描述
AD9518-2BCPZ 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP Tray
AD9518-2BCPZ-REEL7 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AD9518-3 制造商:AD 制造商全称:Analog Devices 功能描述:6-Output Clock Generator with 6-Output Clock Generator with
AD9518-3A/PCBZ 功能描述:BOARD EVALUATION FOR AD9518-3A RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
AD9518-3ABCPZ 功能描述:IC CLOCK GEN 6CH 2GHZ 48LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)