参数资料
型号: AD9609BCPZRL7-40
厂商: Analog Devices Inc
文件页数: 14/32页
文件大小: 0K
描述: IC ADC 10BIT SPI/SRL 40M 32LFCSP
标准包装: 1,500
位数: 10
采样率(每秒): 40M
数据接口: 串行,SPI?
转换器数目: 1
功率耗散(最大): 61mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 32-VFQFN 裸露焊盘,CSP
供应商设备封装: 32-LFCSP-VQ
包装: 带卷 (TR)
输入数目和类型: 2 个单端,单极;1 个差分,单极
AD9609
Rev. 0 | Page 21 of 32
Clock Duty Cycle
Typical high speed ADCs use both clock edges to generate
a variety of internal timing signals and, as a result, may be
sensitive to clock duty cycle. Commonly, a ±5% tolerance is
required on the clock duty cycle to maintain dynamic
performance characteristics.
The AD9609 contains a duty cycle stabilizer (DCS) that retimes
the nonsampling (falling) edge, providing an internal clock
signal with a nominal 50% duty cycle. This allows the user to
provide a wide range of clock input duty cycles without
affecting the performance of the AD9609. Noise and distortion
performance are nearly flat for a wide range of duty cycles with
the DCS on, as shown in Figure 51.
Jitter in the rising edge of the input is still of concern and is not
easily reduced by the internal stabilization circuit. The duty
cycle control loop does not function for clock rates less than
20 MHz nominally. The loop has a time constant associated
with it that must be considered in applications in which the
clock rate can change dynamically. A wait time of 1.5 μs to 5 μs
is required after a dynamic clock frequency increase or decrease
before the DCS loop is relocked to the input signal.
80
75
70
65
60
55
50
40
45
10
20
30
40
50
60
70
80
POSITIVE DUTY CYCLE (%)
SN
R
(
d
B
F
S
)
08
54
1-
0
53
DCS ON
DCS OFF
Figure 51. SNR vs. DCS On/Off
Jitter Considerations
High speed, high resolution ADCs are sensitive to the quality
of the clock input. The degradation in SNR from the low fre-
quency SNR (SNRLF) at a given input frequency (fINPUT) due to
jitter (tJRMS) can be calculated by
SNRHF = 10 log[(2π × fINPUT × tJRMS)2 + 10
]
)
10
/
(
LF
SNR
In the previous equation, the rms aperture jitter represents the
clock input jitter specification. IF undersampling applications
are particularly sensitive to jitter, as illustrated in Figure 52.
80
75
70
65
60
55
50
45
1
10
100
1k
FREQUENCY (MHz)
S
NR
(
d
BF
S
)
0.5ps
0.2ps
0.05ps
1.0ps
1.5ps
2.0ps
2.5ps
3.0ps
0
854
1-
0
22
Figure 52. SNR vs. Input Frequency and Jitter
The clock input should be treated as an analog signal when
aperture jitter may affect the dynamic range of the AD9609. To
avoid modulating the clock signal with digital noise, keep power
supplies for clock drivers separate from the ADC output driver
supplies. Low jitter, crystal-controlled oscillators make the best
clock sources. If the clock is generated from another type of source
(by gating, dividing, or another method), it should be retimed by
the original clock at the last step.
For more information, see the AN-501 Application Note and
the AN-756 Application Note available at www.analog.com.
相关PDF资料
PDF描述
VI-23P-CU-S CONVERTER MOD DC/DC 13.8V 200W
VE-25P-MX-S CONVERTER MOD DC/DC 13.8V 75W
VI-23N-CU-S CONVERTER MOD DC/DC 18.5V 200W
VE-25N-MX-S CONVERTER MOD DC/DC 18.5V 75W
5282-5PG-3DC CONN RCPT 5POS CABLE PIN
相关代理商/技术参数
参数描述
AD9609BCPZRL7-65 功能描述:IC ADC 10BIT SPI/SRL 65M 32LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD9609BCPZRL7-80 功能描述:IC ADC 10BIT SRL/SPI 80M 32LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD9609XCPZ-40 功能描述:IC ADC 10BIT SPI/SRL 40M 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1
AD9609XCPZ-80 功能描述:IC ADC 10BIT SRL/SPI 80M 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1
AD9610 制造商:AD 制造商全称:Analog Devices 功能描述:Wide Bandwidth, Fast Settling Operational Amplifier