参数资料
型号: AD9643BCPZ-210
厂商: ANALOG DEVICES INC
元件分类: ADC
英文描述: 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
封装: 9 X 9 MM, ROHS COMPLIANT, MO-220VMMD-4, LFCSP-64
文件页数: 26/36页
文件大小: 1659K
代理商: AD9643BCPZ-210
AD9643
Rev. A | Page 32 of 36
MEMORY MAP REGISTER TABLE
All address and bit locations that are not included in Table 14 are not currently supported for this device.
Table 14. Memory Map Registers
Addr
(Hex)
Register
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
(Hex)
Default
Notes/
Comments
Chip Configuration Registers
0x00
SPI port
configuration
(global)1
0
LSB first
Soft reset
1
Soft reset
LSB first
0
0x18
The nibbles
are mirrored
so that LSB
first mode
or MSB first
mode
registers
correctly,
regardless
of shift
mode.
0x01
Chip ID
(global)
8-bit chip ID[7:0]
(AD9643 = 0x82)
(default)
0x82
Read only.
0x02
Chip grade
(global)
Open
Speed grade ID
00 = 250 MSPS
Open
Speed
grade ID
used to
differentiate
devices;
read only.
Channel Index and Transfer Registers
0x05
Channel index
(global)
Open
ADC B
(default)
ADC A
(default)
0x03
Bits are
set to
determine
which
device on
the chip
receives the
next write
command;
applies to
local
registers
only.
0xFF
Transfer
(global)
Open
Transfer
0x00
Synchro-
nously
transfers
data from
the master
shift register
to the slave.
ADC Functions
0x08
Power modes
(local)
Open
External
power-
down pin
function
(local)
0 = power-
down
1 = standby
Open
Internal power-down mode
(local)
00 = normal operation
01 = full power-down
10 = standby
11 = reserved
0x00
Determines
various
generic
modes of
chip
operation.
0x09
Global clock
(global)
Open
Duty cycle
stabilizer
(default)
0x01
0x0B
Clock divide
(global)
Open
Input clock divider phase adjust
000 = no delay
001 = 1 input clock cycle
010 = 2 input clock cycles
011 = 3 input clock cycles
100 = 4 input clock cycles
101 = 5 input clock cycles
110 = 6 input clock cycles
111 = 7 input clock cycles
Clock divide ratio
000 = divide by 1
001 = divide by 2
010 = divide by 3
011 = divide by 4
100 = divide by 5
101 = divide by 6
110 = divide by 7
111 = divide by 8
0x00
Clock
divide
values
other than
000 auto-
matically
cause the
duty cycle
stabilizer to
become
active.
相关PDF资料
PDF描述
AD9643BCPZ-250 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
AD9643BCPZRL7-210 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
AD9753ASTZRL PARALLEL, WORD INPUT LOADING, 0.011 us SETTLING TIME, 12-BIT DAC, PQFP48
ADA123AL7 FIBER OPTIC ADD/DROP MUX/DEMUX, LC/UPC CONNECTOR
ADA123AB1 FIBER OPTIC ADD/DROP MUX/DEMUX, FC/PC CONNECTOR
相关代理商/技术参数
参数描述
AD9643BCPZ-250 功能描述:模数转换器 - ADC 14 Bit 250Msps Dual ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体:
AD9643BCPZRL7-170 功能描述:模数转换器 - ADC 14 Bit 170Msps Dual ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体:
AD9643BCPZRL7-210 功能描述:模数转换器 - ADC 14 Bit 210Msps Dual ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体:
AD9643BCPZRL7-250 功能描述:模数转换器 - ADC 14 Bit 250Msps Dual ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体:
AD9644-155KITZ 功能描述:KIT EVAL FOR AD9644 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件