- 您现在的位置：买卖IC网 > PDF目录17102 > AD9744ACP-PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9744ACP PDF资料下载
参数资料
| 型号： | AD9744ACP-PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 4/32页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9744ACP |
| 产品培训模块： | DAC Architectures |
| 标准包装： | 1 |
| 系列： | TxDAC® |
| DAC 的数量： | 1 |
| 位数： | 14 |
| 采样率（每秒）： | 210M |
| 数据接口： | 并联 |
| 设置时间： | 11ns |
| DAC 型： | 电流 |
| 工作温度： | -40°C ~ 85°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD9744 |
| 相关产品： | AD9744ARZ-ND - IC DAC 14BIT 210MSPS 28-SOIC AD9744ARUZRL7-ND - IC DAC 14BIT 210MSPS 28-TSSOP AD9744ACPZRL7-ND - IC DAC 14BIT 210MSPS 32-LFCSP AD9744ARZRL-ND - IC DAC 14BIT 210MSPS 28-SOIC AD9744ARUZ-ND - IC DAC 14BIT 210MSPS 28-TSSOP AD9744ACPZ-ND - IC DAC 14BIT 210MSPS 32-LFCSP AD9744ARURL7-ND - IC DAC 14BIT 210MSPS 28-TSSOP AD9744ARU-ND - IC DAC 14BIT 210MSPS 28-TSSOP AD9744AR-ND - IC DAC 14BIT 210MSPS 28-SOIC |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
AD9744
Data Sheet
Rev. C | Page 12 of 32
TERMINOLOGY
Linearity Error (Also Called Integral Nonlinearity or INL)
It is defined as the maximum deviation of the actual analog
output from the ideal output, determined by a straight line
drawn from zero to full scale.
Differential Nonlinearity (or DNL)
DNL is the measure of the variation in analog value, normalized
to full scale, associated with a 1 LSB change in digital input code.
Monotonicity
A DAC is monotonic if the output either increases or remains
constant as the digital input increases.
Offset Error
The deviation of the output current from the ideal of zero is
called the offset error. For IOUTA, 0 mA output is expected
when the inputs are all 0s. For IOUTB, 0 mA output is expected
when all inputs are set to 1s.
Gain Error
The difference between the actual and ideal output span. The
actual span is determined by the output when all inputs are set
to 1s minus the output when all inputs are set to 0s.
Output Compliance Range
The range of allowable voltage at the output of a current output
DAC. Operation beyond the maximum compliance limits may
cause either output stage saturation or breakdown, resulting in
nonlinear performance.
Temperature Drift
It is specified as the maximum change from the ambient (25°C)
value to the value at either TMIN or TMAX. For offset and gain
drift, the drift is reported in ppm of full-scale range (FSR)
per °C. For reference drift, the drift is reported in ppm per °C.
Power Supply Rejection
The maximum change in the full-scale output as the supplies
are varied from nominal to minimum and maximum specified
voltages.
Settling Time
The time required for the output to reach and remain within a
specified error band about its final value, measured from the
start of the output transition.
Glitch Impulse
Asymmetrical switching times in a DAC give rise to undesired
output transients that are quantified by a glitch impulse. It is
specified as the net area of the glitch in pV-s.
Spurious-Free Dynamic Range
The difference, in dB, between the rms amplitude of the output
signal and the peak spurious signal over the specified
bandwidth.
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of the first six harmonic
components to the rms value of the measured input signal. It is
expressed as a percentage or in decibels (dB).
Multitone Power Ratio
The spurious-free dynamic range containing multiple carrier
tones of equal amplitude. It is measured as the difference
between the rms amplitude of a carrier tone to the peak
spurious signal in the region of a removed tone.
Figure 24. Basic AC Characterization Test Set-Up (SOIC/TSSOP Packages)
150pF
1.2V REF
AVDD
ACOM
REFLO
PMOS
CURRENT SOURCE
ARRAY
SEGMENTED SWITCHES
FOR DB13–DB5
LSB
SWITCHES
REFIO
FS ADJ
DVDD
DCOM
CLOCK
3.3V
RSET
2k
0.1
F
DVDD
DCOM
IOUTA
IOUTB
AD9744
SLEEP
50
RETIMED
CLOCK
OUTPUT*
LATCHES
DIGITAL
DATA
TEKTRONIX AWG-2021
WITH OPTION 4
LECROY 9210
PULSE GENERATOR
CLOCK
OUTPUT
50
RHODE & SCHWARZ
FSEA30
SPECTRUM
ANALYZER
MINI-CIRCUITS
T1-1T
*AWG2021 CLOCK RETIMED
SO THAT THE DIGITAL DATA
TRANSITIONS ON FALLING EDGE
OF 50% DUTY CYCLE CLOCK.
3.3V
MODE
50
02913-005
相关PDF资料 |
PDF描述 |
|---|---|
| ORT42G5-EV | BOARD EVAL ORT42G5/CABLE/ADAPTER |
| REF194GS-REEL | IC VREF SERIES PREC 4.5V 8-SOIC |
| ECC24DCMT | CONN EDGECARD 48POS .100 WW |
| ORSO42G5-EV | BOARD EVAL DEV PLATFORM ORSO42G5 |
| EEM22DTAT-S189 | CONN EDGECARD 44POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9744ACPRL7 | 制造商:Analog Devices 功能描述:DAC 1-CH 14-bit 32-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:14-BIT 165 MSPS TXDAC D/A CONVERTER - Bulk |
| AD9744ACPZ | 功能描述:IC DAC 14BIT 210MSPS 32-LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:TxDAC® 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| AD9744ACPZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 210 MSPS TxDAC㈢ D/A Converter |
| AD9744ACPZRL7 | 功能描述:IC DAC 14BIT 210MSPS 32-LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:TxDAC® 标准包装:47 系列:- 设置时间:2µs 位数:14 数据接口:并联 转换器数目:1 电压电源:单电源 功率耗散（最大）:55µW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:管件 输出数目和类型:1 电流，单极；1 电流，双极 采样率（每秒）:* |
| AD9744ACPZRL71 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 210 MSPS TxDAC㈢ D/A Converter |
发布紧急采购，3分钟左右您将得到回复。