参数资料
型号: AD977CRZRL
厂商: Analog Devices Inc
文件页数: 4/24页
文件大小: 0K
描述: IC ADC 16BIT 100KSPS 20SOIC
标准包装: 1,000
位数: 16
采样率(每秒): 100k
数据接口: 串行,SPI?
转换器数目: 1
功率耗散(最大): 100mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 20-SOIC(0.295",7.50mm 宽)
供应商设备封装: 20-SOIC W
包装: 带卷 (TR)
输入数目和类型: 3 个单端,单极;3 个单端,双极
配用: EVAL-AD977CB-ND - BOARD EVAL FOR AD977
EVAL-AD977ACB-ND - BOARD EVAL FOR AD977A
AD977/AD977A
–12–
REV. D
For both the AD977 and the AD977A the data should be
clocked out during the first half of
BUSY so not to degrade
conversion performance. For the AD977 this requires use of a
4.8 MHz DATACLK or greater, with data being read out as
soon as the conversion process begins. For the AD977A it
requires use of a 10 MHz DATACLK or greater.
It is not recommended that data be shifted through the TAG
input in this mode as it will certainly result in clocking of data
during the second half of the conversion.
EXTERNAL CONTINUOUS CLOCK DATA READ AFTER
CONVERSION WITH SYNC OUTPUT GENERATED
Figure 8 illustrates the method by which data from conversion
“n” can be read after the conversion is complete using a con-
tinuous external clock, with the generation of a SYNC output.
What permits the generation of a SYNC output is a transition of
DATACLK while either
CS is high or while both CS and R/C are
low.
With a continuous clock the
CS pin cannot be tied low as it
could be with a discontinuous clock. Use of a continuous clock,
while a conversion is occurring, can increase the DNL and
Transition Noise of the AD977/AD977A.
After a conversion is complete, indicated by
BUSY returning
high, the result of that conversion can be read while
CS is low
and R/
C is high. In Figure 8 clock pulse #0 is used to enable the
generation of a SYNC pulse. The SYNC pulse is actually clocked
out approximately 40 ns after the rising edge of clock pulse #1.
The SYNC pulse will be valid on the falling edge of clock pulse
#1 and the rising edge of clock pulse #2. The MSB will be valid
on the falling edge of clock pulse #2 and the rising edge of clock
pulse #3. The LSB will be valid on the falling edge of clock
pulse #17 and the rising edge of clock pulse #18. Approximately
50 ns after the rising edge of clock pulse #18 the DATA output
pin will reflect the state of the TAG input pin during the rising
edge of clock pulse #2.
When reading data after the conversion is complete, with the
highest frequency permitted for DATACLK (15.15 MHz) and,
with the AD977A, the maximum possible throughput is approxi-
mately 195 kHz and not the rated 200 kHz.
For details on use of the TAG input with this mode see the Use
of the TAG Input section.
Figure 8. Conversion and Read Timing Using an External Continuous Data Clock (EXT/
INT Set to Logic High)
CS
BUSY
R/C
BIT 15
(MSB)
BIT 14
t2
TAG 2
BIT 0
(LSB)
TAG 0
TAG 1
TAG 0
TAG 1
TAG 2
TAG 16
TAG 17
TAG 18
TAG 19
t13
0
t14
t12
1
2
3
4
17
18
t1
t15
t16
t17
t19
t24
t12
t23
t18
t16
EXT
DATACLK
TAG
DATA
SYNC
相关PDF资料
PDF描述
MS27473E10C98SB CONN PLUG 6POS STRAIGHT W/SCKT
MS27467T11B13SB CONN PLUG 13POS STRAIGHT W/SCKT
SP3076EMN-L IC TXRX RS485/RS422 ESD 14NSOIC
SP3073EMN-L IC TXRX RS485/RS422 ESD 14NSOIC
AD7820LNZ IC ADC 8BIT HS TRACK/HOLD 20-DIP
相关代理商/技术参数
参数描述
AD9780 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 12-/14-/16-Bit, LVDS Interface, 500 MSPS DACs
AD9780BCPZ 功能描述:IC DAC 12BT 600MSPS LVDS 72LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散(最大):100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC(J 形引线) 供应商设备封装:28-PLCC(11.51x11.51) 包装:带卷 (TR) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):143k
AD9780BCPZRL 功能描述:IC DAC 12BT 600MSPS LVDS 72LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散(最大):100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC(J 形引线) 供应商设备封装:28-PLCC(11.51x11.51) 包装:带卷 (TR) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):143k
AD9780-EBZ 制造商:Analog Devices 功能描述:EVAL BD FOR AD9780 DGTL-TO-ANLG CNVRTR - Bulk
AD9781 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 12-/14-/16-Bit, LVDS Interface, 500 MSPS DACs