- 您现在的位置：买卖IC网 > PDF目录8573 > AD9783BCPZRL (Analog Devices Inc)IC DAC 16BT 500MSPS LVDS 72LFCSP PDF资料下载
参数资料
| 型号： | AD9783BCPZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 21/32页 |
| 文件大小： | 0K |
| 描述： | IC DAC 16BT 500MSPS LVDS 72LFCSP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 2,000 |
| 位数： | 16 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 315mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 72-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 72-LFCSP-VQ（10x10） |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 4 电流，单极；4 电流，双极 |
| 采样率（每秒）： | 600M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
AD9780/AD9781/AD9783
Data Sheet
Rev. B | Page 28 of 32
FULL-SCALE CURRENT GENERATION
Internal Reference
Full-scale current on the I DAC and Q DAC can be set from
8.66 mA to 31.66 mA. Initially, the 1.2 V band gap reference is
used to set up a current in an external resistor connected to
FS ADJ (Pin 54). A simplified block diagram of the reference
circuitry is shown in Figure 62. The recommended value for
the external resistor is 10 kΩ, which sets up an IREFERENCE in the
resistor of 120 μA, which in turn provides a DAC output full-
scale current of 20 mA. Because the gain error is a linear function
of this resistor, a high precision resistor improves gain matching
to the internal matching specification of the devices. Internal
current mirrors provide a current-gain scaling, where I DAC or
Q DAC gain is a 10-bit word in the SPI port register. The default
value for the DAC gain registers gives a full-scale current output
(IFS) of approximately 20 mA, where IFS is equal to
IFS = (86.6 + (0.220 × DAC gain)) × 1000/R
CURRENT
SCALING
1.2V BAND GAP
I DAC GAIN
Q DAC GAIN
AD9783
I DAC
Q DAC
DAC FULL-SCALE
REFERENCE CURRENT
REFIO
FS ADJ
0.1F
10k
06936-
059
Figure 62. Reference Circuitry
06936-
060
35
30
25
20
15
10
5
I FS
(
mA)
0
256
512
768
1024
DAC GAIN CODE
Figure 63. IFS vs. DAC Gain Code
DAC TRANSFER FUNCTION
Each DAC output of the AD9780/AD9781/AD9783 drives two
complementary current outputs, IOUTP and IOUTN. IOUTP provides
a near IFS when all bits are high. For example,
DAC CODE = 2N 1
where N = 12/14/16 bits for AD9780/AD9781/AD9783
(respectively), while IOUTN provides no current.
The current output appearing at IOUTP and IOUTN is a function of
both the input code, and IFS and can be expressed as
IOUTP = (DAC DATA/2N) × IFS
(1)
IOUTN = ((2N 1) DAC DATA)/2N × IFS
(2)
where DAC DATA = 0 to 2N 1 (decimal representation).
The two current outputs typically drive a resistive load directly
or via a transformer. If dc coupling is required, IOUTP and IOUTN
should be connected to matching resistive loads (RLOAD) that are
tied to analog common (AVSS). The single-ended voltage
output appearing at the IOUTP and IOUTN pins is
VOUTP = IOUTP × RLOAD
(3)
VOUTN = IOUTN × RLOAD
(4)
Note that to achieve the maximum output compliance of 1 V at
the nominal 20 mA output current, RLOAD must be set to 50 Ω.
Also note that the full-scale value of VOUTP and VOUTN should
not exceed the specified output compliance range to maintain
specified distortion and linearity performance.
There are two distinct advantages to operating the AD9780/
AD9781/AD9783 differentially. First, differential operation
helps cancel common-mode error sources associated with IOUTP
and IOUTN, such as noise, distortion, and dc offsets. Second, the
differential code-dependent current and subsequent output
voltage (VDIFF) is twice the value of the single-ended voltage
output (VOUTP or VOUTN), providing 2× signal power to the load.
VDIFF = (IOUTP – IOUTN) × RLOAD
(5)
ANALOG MODES OF OPERATION
The AD9780/AD9781/AD9783 use a proprietary quad-switch
architecture that lowers the distortion of the DAC by eliminating a
code-dependent glitch that occurs with conventional dual-switch
architectures. This architecture eliminates the code-dependent
glitches, but creates a constant glitch at a rate of 2 × fDAC. For
communications systems and other applications requiring good
frequency domain performance from the DAC, this is seldom
problematic.
The quad-switch architecture also supports two additional
modes of operation: mix mode and return-to-zero mode. The
waveforms of these two modes are shown in Figure 64. In mix
mode, the output is inverted every other half clock cycle. This
effectively chops the DAC output at the sample rate. This chop-
ping has the effect of frequency shifting the sinc roll-off from dc
to fDAC. Additionally, there is a second subtle effect on the output
spectrum. The shifted spectrum is also shaped by a second sinc
function with a first null at 2 × fDAC. The reason for this shaping
is that the data is not continuously varying at twice the clock
rate, but is simply repeated.
相关PDF资料 |
PDF描述 |
|---|---|
| LTC1597-1ACG#TR | IC DAC 16BIT PAR 28SSOP |
| MAX9502MEXK+T | IC AMP VIDEO W/FILTER SC70-5 |
| LTC1597ACG#TR | IC DAC 16BIT PAR 28SSOP |
| MAX9532AUB+ | IC AMP VID DIRECTDRIVE 10-MSOP |
| VI-B5P-MU | CONVERTER MOD DC/DC 13.8V 200W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9783-DPG2-EBZ | 功能描述:BOARD EVAL FOR AD9783 RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9783-DUAL-EBZ | 制造商:Analog Devices 功能描述:DUAL 16B, 500 MSPS LVDS DAC - Boxed Product (Development Kits) |
| AD9783-EBZ | 制造商:Analog Devices 功能描述:DUAL 16B, 600 MSPS LVDS DAC - Bulk |
| AD9784 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 200 MSPS/500 MSPS TxDAC+ with 2×/4×/8× Interpolation and Signal Processing |
| AD9785 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 12-/14-/16-Bit 800 MSPS DAC with Low Power 32-Bit Complex NCO |
发布紧急采购，3分钟左右您将得到回复。