参数资料
型号: AD9840AJSTZ
厂商: Analog Devices Inc
文件页数: 15/16页
文件大小: 0K
描述: IC CCD SIGNAL PROC 10BIT 48-LQFP
标准包装: 1
类型: CCD 信号处理器,10 位
输入类型: 逻辑
输出类型: 逻辑
接口: 3 线串口
安装类型: 表面贴装
封装/外壳: 48-LQFP
供应商设备封装: 48-LQFP(7x7)
包装: 托盘
产品目录页面: 776 (CN2011-ZH PDF)
AD9840A
–8–
REV. 0
CCD-MODE AND AUX-MODE TIMING
N–10
N–9
N–8
N–1
N
N+1
N+2
N+9
N+10
tID
tS1
tS2
tCP
tINH
tOD
tH
NOTES:
1. RECOMMENDED PLACEMENT FOR DATACLK RISING EDGE IS BETWEEN THE SHD RISING EDGE AND NEXT SHP FALLING EDGE.
2. CCD SIGNAL IS SAMPLED AT SHP AND SHD RISING EDGES.
SHP
SHD
DATACLK
OUTPUT
DATA
CCD
SIGNAL
Figure 5. CCD-Mode Timing
CCD
SIGNAL
EFFECTIVE PIXELS
CLPOB
CLPDM
OPTICAL BLACK PIXELS
HORIZONTAL
BLANKING
DUMMY PIXELS
EFFECTIVE PIXELS
PBLK
NOTES:
1. CLPOB AND CLPDM WILL OVERWRITE PBLK. PBLK WILL NOT AFFECT CLAMP OPERATION IF OVERLAPPING CLPDM AND/OR CLPOB.
2. PBLK SIGNAL IS OPTIONAL.
3. DIGITAL OUTPUT DATA WILL BE ALL ZEROS DURING PBLK. OUTPUT DATA LATENCY IS 9 DATACLK CYCLES.
OUTPUT
DATA
EFFECTIVE PIXEL DATA
OB PIXEL DATA
DUMMY BLACK
EFFECTIVE DATA
Figure 6. Typical CCD-Mode Line Clamp Timing
DATACLK
OUTPUT
DATA
VIDEO
SIGNAL
N
N+1
N+2
N+8
N+9
N–10
N–9N–8N–1N
tID
tCP
tOD
tH
Figure 7. AUX-Mode Timing
相关PDF资料
PDF描述
VE-J3J-IY-F3 CONVERTER MOD DC/DC 36V 50W
AD22057RZ IC AMP DIFF SINGLE-SUPPLY 8-SOIC
VE-J3J-IY-F2 CONVERTER MOD DC/DC 36V 50W
AD9826KRSZ IC IMAGE SGNL PROC 16BIT 28-SSOP
VE-J3J-IY-F1 CONVERTER MOD DC/DC 36V 50W
相关代理商/技术参数
参数描述
AD9840AJSTZRL 功能描述:IC CCD SIGNAL PROC 10BIT 48LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG,串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP(0.173",4.40mm 宽) 供应商设备封装:20-TSSOP 包装:管件
AD9840-EB 制造商:Analog Devices 功能描述:10 BIT 40HZ ANALOG FRONT END NO PXGA - Bulk
AD9840JST 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
AD9840JSTRL 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
AD9841A 制造商:AD 制造商全称:Analog Devices 功能描述:Complete 20 MSPS CCD Signal Processors