参数资料
型号: AD9849AKSTZ
厂商: Analog Devices Inc
文件页数: 10/32页
文件大小: 0K
描述: IC CCD SIGNAL PROC 12BIT 48LQFP
标准包装: 1
类型: CCD 信号处理器,12 位
输入类型: 逻辑
输出类型: 逻辑
接口: 3 线串口
安装类型: 表面贴装
封装/外壳: 48-LQFP
供应商设备封装: 48-LQFP(7x7)
包装: 托盘
REV. A
AD9848/AD9849
–18–
Bit
Default
Address
Content
Width
Value
Register Name
Register Description
AFE REGISTER BREAKDOWN
Serial Address:
oprmode
[7:0]
8'h0
8'h00 {oprmode[5:0]}, 8'h01 {oprmode[7:6]}
[1:0]
2'h0
powerdown[1:0]
Full Power
2'h1
Fast Recovery
2'h2
Reference Standby
2'h3
Total Shutdown
[2]
disblack
Disable Black Loop Clamping (High Active)
[3]
test mode
Test Mode—Should Be Set LOW
[4]
test mode
Test Mode—Should Be Set HIGH
[5]
test mode
Test Mode—Should Be Set LOW
[6]
test mode
Test Mode—Should Be Set LOW
[7]
test mode
Test Mode—Should Be Set LOW
ctlmode
[5:0]
6'h0
Serial Address: 8'h06 {cltmode[5:0]}
[2:0]
3'h0
ctlmode[2:0]
Off
3'h1
Mosaic Separate
3'h2
VD Selected/Mosaic Interlaced
3'h3
Mosaic Repeat
3'h4
Three-Color
3'h5
Three-Color II
3'h6
Four-Color
3'h7
Four-Color II
[3]
enablepxga
Enable PxGA (High Active)
[4]
1'h0
outputlat
Latch Output Data on Selected DOUT Edge
1'h1
Leave Output Latch Transparent
[5]
1'h0
tristateout
ADC Outputs Are Driven
1'h1
ADC Outputs Are Three-Stated
PRECISION TIMING HIGH SPEED TIMING
GENERATION
The AD9848 and AD9849 generate flexible high speed timing
signals using the Precision Timing core. This core is the founda-
tion for generating the timing used for both the CCD and the
AFE; the reset gate RG, horizontal drivers H1–H4, and the
SHP/SHD sample clocks. A unique architecture makes it rou-
tine for the system designer to optimize image quality by
providing precise control over the horizontal CCD readout and
the AFE correlated double sampling.
Timing Resolution
The Precision Timing core uses a 1
master clock input (CLI) as
a reference. This clock should be the same as the CCD pixel
clock frequency. Figure 4 illustrates how the internal timing
core divides the master clock period into 48 steps or edge posi-
tions. Therefore, the edge resolution of the Precision Timing
core is (tCLI/48). For more information on using the CLI input,
see the Driving the CLI Input section.
High Speed Clock Programmability
Figure 5 shows how the high speed clocks RG, H1–H4, SHP, and
SHD are generated. The RG pulse has programmable rising and
falling edges and may be inverted using the polarity control. The
horizontal clocks H1 and H3 have programmable rising and falling
edges and polarity control. The H2 and H4 clocks are always
inverses of H1 and H3, respectively. Table II summarizes the
high speed timing registers and their parameters.
The edge location registers are six bits wide, but there are only
48 valid edge locations available. Therefore, the register values
are mapped into four quadrants, with each quadrant containing
12 edge locations. Table III shows the correct register values for
the corresponding edge locations. Figure 6 shows the range and
default locations of the high speed clock signals.
相关PDF资料
PDF描述
AD9847AKSTZ IC CCD SIGNAL PROC 10BIT 48-LQFP
AD9944KCPZ IC CCD SIGNAL PROCESSOR 32-LFCSP
3-221185-1 PLUG,75 OHM,COML BNC
AD9943KCPZ IC CCD SIGNAL PROCESSOR 32-LFCSP
AD8497CRMZ IC THERMOCOUPLE A W/COMP 8MSOP
相关代理商/技术参数
参数描述
AD9849AKSTZRL 功能描述:IC CCD SIGNAL PROC 12BIT 48LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG,串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP(0.173",4.40mm 宽) 供应商设备封装:20-TSSOP 包装:管件
AD9849KST 制造商:Rochester Electronics LLC 功能描述:12 BIT 25 MSPS 5V AFE & T - Tape and Reel 制造商:Analog Devices 功能描述:
AD9849KSTRL 制造商:Analog Devices 功能描述:12 BIT 25 MSPS 5V AFE & T - Tape and Reel
AD9850 制造商:AD 制造商全称:Analog Devices 功能描述:CMOS, 125 MHz Complete DDS Synthesizer
AD9850/CGPCB 制造商:Analog Devices 功能描述:NCO/DDS, CMOS, 125MHZ COMPLETE DDS SYNTHESIZER - Bulk