- 您现在的位置：买卖IC网 > PDF目录1894 > AD9880KSTZ-100 (Analog Devices Inc)IC INTERFACE/HDMI 100MHZ 100LQFP PDF资料下载
参数资料
| 型号： | AD9880KSTZ-100 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 37/64页 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE/HDMI 100MHZ 100LQFP |
| 标准包装： | 1 |
| 应用： | 视频 |
| 接口： | 模拟，HDMI |
| 电源电压： | 3.15 V ~ 3.47 V |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-LQFP（14x14） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
| 配用： | AD9880/PCBZ-ND - KIT EVALUATION AD9880 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
AD9880
Rev. 0 | Page 42 of 64
0x1B
5
Blue Clamp Select
This bit selects whether the blue channel is clamped to
ground or midscale. Ground clamping is used for blue
in RGB applications and midscale clamping is used in
YPrPb (YUV) applications.
Table 30. Blue Clamp
Select
Result
0
Channel clamped to ground during clamping period
1
Channel clamped to midscale during clamping period
The power-up default is 0.
0x1B
4
Clamp During Coast
This bit permits clamping to be disabled during
Coast. The reason for this is video signals are
generally not at a known backporch or midscale
position during Coast.
Table 31. Clamp During Coast
Select
Result
0
Clamping during Coast is disabled
1
Clamping during Coast is enabled
The power-up default is 0.
0x1B
3
Clamp Disable
Table 32. Clamp Disable
Select
Result
0
Internal clamp enabled
1
Internal clamp disabled
The power-up default is 0.
0x1B
2-1
Programmable Bandwidth
Table 33. Bandwidth
Select
Result
x0
Low bandwidth
x1
High bandwidth
The power-up default is 1.
0x1B
0
Hold Auto Offset
Table 34. Auto Offset Hold
Select
Result
0
Normal auto offset operation
1
Hold current offset value
The power-up default is 0.
0x1C
7
Auto Offset Enable
0 = manual offset
1 = auto offset using offset as target code. The power-
up default is 0.
0x1C
6-5
Auto Offset Update Mode
00 = every clamp
01 = every 16 clamps
10 = every 64 clamps
11 = every Vsync
The power-up default setting is 10.
0x1C
4-3
Difference Shift Amount
00 = 100% of difference used to calculate new offset
01 = 50%
10 = 25%
11 = 12.5%
The power-up default is 01.
0x1C
2
Auto Jump Enable
0 = normal operation
1 = if the code >15 codes off, the offset is jumped to
the predicted offset necessary to fix the >15 code mis-
match. The power-up default is 1.
0x1C
1
Post Filter Enable
The post filter reduces the update rate by 1/6 and
requires that all six updates recommend a change
before changing the offset. This prevents unwanted
offset changes.
0 = disable post filer
1 = enable post filter
The power-up default is 1.
0x1C
0
Toggle Filter Enable
The toggle filter looks for the offset to toggle back and
forth and holds it if triggered. This is to prevent
toggling in case of missing codes in the PGA.
1 = toggle filter on, 0 = toggle filter off.
The power-up default is 0.
0x1D
7-0
Slew Limit
Limits the amount the offset can change by in a single
update. The power-up default is 0x08.
0x1E
7-0
Sync Filter Lock Threshold
This 8-bit register is programmed to set the number
of valid Hsyncs needed to lock the sync filter. This
ensures that a consistent, stable Hsync is present
before attempting to filter. The power-up default
setting is 32d.
0x1F
7-0
Sync Filter Unlock Threshold
This 8-bit register is programmed to set the number of
missing or invalid Hsyncs needed to unlock the sync
filter. This disables the filter operation when there is
no longer a stable Hsync signal. The power-up default
setting is 50d.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9882KSTZ-140 | IC INTERFACE/DVI 100MHZ 100LQFP |
| AD9883ABSTZ-RL140 | IC INTERFACE FLAT 140MHZ 80LQFP |
| AD9887AKSZ-100 | IC INTRFACE ANALOG/DVI 160-MQFP |
| AD9887AKSZ-140 | IC INTRFACE ANALOG/DVI 160-MQFP |
| AD9888KSZ-170 | IC ANALOG INTRFC 170MSPS 128MQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9880KSTZ-150 | 功能描述:IC INTERFACE/HDMI 150MHZ 100LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9880XSTZ-100 | 制造商:Analog Devices 功能描述:IC, ANALOG/HDMI DUAL DISPLAY INTERFACE, PQFP100 |
| AD9882 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9882/PCB | 制造商:Analog Devices 功能描述:DUAL INTRFC FOR FLAT PNL DISPLAY 100LQFP - Bulk |
| AD9882A | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
发布紧急采购，3分钟左右您将得到回复。