- 您现在的位置：买卖IC网 > PDF目录2063 > AD9889ABBCZRL-80 (Analog Devices Inc)IC TRANSMITTER HDMI/DVI 76CSPBGA PDF资料下载
参数资料
| 型号： | AD9889ABBCZRL-80 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/12页 |
| 文件大小： | 0K |
| 描述： | IC TRANSMITTER HDMI/DVI 76CSPBGA |
| 产品变化通告： | AD9889A Discontinuation 23/Jan/2012 |
| 标准包装： | 2,500 |
| 类型： | HDMI，DVI 发射器 |
| 应用： | 录音机，机顶盒 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 76-LFBGA，CSPBGA |
| 供应商设备封装： | 76-CSPBGA |
| 包装： | 带卷 (TR) |
| 配用： | AD9889B/PCBZ-ND - KIT EVALUATION FOR AD9889B |
AD9889A
Rev. 0 | Page 8 of 12
PCB LAYOUT RECOMMENDATIONS
The AD9889A is a high precision, high speed analog device. As
such, to get the maximum performance out of the part, it is
important to have a well laid out board.
POWER SUPPLY BYPASSING
It is recommended to bypass each power supply pin with a
0.1 μF capacitor. The exception is when two or more supply
pins are adjacent to each other. For these groupings of
powers/grounds, it is necessary to have only one bypass
capacitor. The fundamental idea is to have a bypass capacitor
within about 0.5 cm of each power pin. Also, avoid placing the
capacitor on the opposite side of the PC board from the
AD9889A, as that interposes resistive vias in the path.
The bypass capacitors should be physically located between the
power plane and the power pin. Current should flow from the
power plane to the capacitor to the power pin. Do not make a
power connection between the capacitor and the power pin.
Placing a via underneath the capacitor pads, down to the power
plane, is generally the best approach.
It is particularly important to maintain low noise and good
stability of PVDD (the PLL supply). Abrupt changes in PVDD
can result in similarly abrupt changes in sampling clock phase
and frequency. This can be avoided by careful attention to
regulation, filtering, and bypassing. It is best practice to provide
separate regulated supplies for each of the analog circuitry
groups (AVDD and PVDD).
It is also recommended to use a single ground plane for
the entire board. Experience has repeatedly shown that
the noise performance is the same or better with a single
ground plane. Using multiple ground planes can be detri-
mental because each separate ground plane is smaller, and
long ground loops can result.
DIGITAL INPUTS
Video and Audio Data Input Signals
The digital inputs on the AD9889A are designed to work with
signals ranging from 1.8 V to 3.3 V logic level. Therefore, no
extra components need to be added when using 3.3 V logic.
Any noise that gets onto the clock input (labeled CLK) trace
adds jitter to the system. Therefore, minimize the video clock
input (Pin 6: CLK) trace length and do not run any digital or
other high frequency traces near it. Make sure to match the
length of the input data signals to optimize data capture,
especially for high frequency modes (such as 720p or XGA
75 MHz) and double data rate input formats.
Other Input Signals
The HPD must be connected to the HDMI connector. A 10 kΩ
pull-down resistor to ground is also recommended.
The PD/A0 input pin can be connected to GND or supply
(through a resistor or a control signal). The device address and
power-down polarity are set by the state of the PD/A0 pin when
the AD9889A supplies are applied/enabled. For example, if the
PD/A0 pin is low (when the supplies are turned on), then the
device address is 0x72 and the power down is active high. If the
PD/A0 pin is high (when the supplies are turned on), the device
address is 0x7A and the power down is active low.
The SCL and SDA pins should be connected to the I2C master.
A pull-up resistor of 2 kΩ to 1.8 V or 3.3 V is recommended.
EXTERNAL SWING RESISTOR
The external swing resistor must be connected directly to the
EXT_SWG pin and ground. The external swing resistor must
have a value of 887 Ω (±1% tolerance). Avoid running any high
speed ac or noisy signals next to, or close to, the EXT_SWG pin.
OUTPUT SIGNALS
TMDS Output Signals
The AD9889A has three TMDS data channels (0, 1, and 2) that
output signals up to 800 MHz as well as the TMDS output data
clock. To minimize the channel-to-channel skew, make the
trace length of these signals the same. Also, these traces need to
have a 50 Ω characteristic impedance and routed as 100 Ω
differential pairs. It is also recommended to route these lines on
the top PCB layer avoiding the use of vias.
Other Output Signals (non TMDS)
DDCSCL and DDCSDA
The DDCSCL and DDCSDA outputs need to have a minimum
amount of capacitance loading to ensure the best signal integrity.
The DDCSCL and DDCSDA capacitance loading must be less
than 50 pF to meet the HDMI compliance specification. The
DDCSCL and DDCSDA must be connected to the HDMI
connector and a pull-up resistor to 5 V is required. The pull-up
resistor must have a value between 1.5 kΩ and 2 kΩ.
INT Pin
The INT pin is an output that should be connected to the
microcontroller of the system. A pull-up resistor to 1.8 V or
3.3 V is required for proper operation: the recommended value
is 2 kΩ.
MCL and MDA
The MCL and MDA outputs should be connected to the
EEPROM containing the HDCP key (if HDCP is implemented).
Pull-up resistors of 2 kΩ are recommended.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9889BBSTZ-165 | XMITTER HDMI/DVI 165MHZ 80-LQFP |
| AD9928BBCZ | IC CCD SIGNAL PROCESSR 128CSPBGA |
| AD9984AKCPZ-170 | IC DISPLAY 10BIT 170MSPS 64LFCSP |
| ADA4320-1ACPZ-RL | IC LINE DVR CATV 5V 24LFCSP |
| ADA4410-6ACPZ-R2 | IC VIDEO FILTER SELECT 32-LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9889B | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance HDMI/DVI Transmitter |
| AD9889B/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance HDMI/DVI Transmitter |
| AD9889B/PCBZ | 功能描述:KIT EVALUATION FOR AD9889B RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:Advantiv® 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
| AD9889B_07 | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance HDMI/DVI Transmitter |
| AD9889BBBCZ-165 | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。