- 您现在的位置：买卖IC网 > PDF目录11675 > AD9945KCPZ (Analog Devices Inc)IC CCD SIGNAL PROCESSOR 32-LFCSP PDF资料下载
参数资料
| 型号： | AD9945KCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/14页 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，12 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-VQ（5x5） |
| 包装： | 管件 |
| 产品目录页面： | 776 (CN2011-ZH PDF) |
–4–
AD9945
TIMING SPECIFICATIONS
Parameter
Symbol
Min
Typ
Max
Unit
SAMPLE CLOCKS
DATACLK, SHP, SHD Clock Period
tCONV
25
ns
DATACLK High/Low Pulse Width
tADC
10
12.5
ns
SHP Pulse Width
tSHP
6.25
ns
SHD Pulse Width
tSHD
6.25
ns
CLPOB Pulse Width
*
tCOB
2
20
Pixels
SHP Rising Edge to SHD Falling Edge
tS1
6.25
ns
SHP Rising Edge to SHD Rising Edge
tS2
11.25
12.5
ns
Internal Clock Delay
tID
3ns
DATA OUTPUTS
Output Delay
tOD
9.5
ns
Pipeline Delay
10
Cycles
SERIAL INTERFACE
Maximum SCK Frequency
fSCLK
10
MHz
SL to SCK Setup Time
tLS
10
ns
SCK to SL Hold Time
tLH
10
ns
SDATA Valid to SCK Rising Edge Setup
tDS
10
ns
SCK Falling Edge to SDATA Valid Hold
tDH
10
ns
*Minimum CLPOB pulse width is for functional operation only. Wider typical pulses are recommended to achieve low noise clamp performance.
Specifications subject to change without notice.
(CL = 20 pF, fSAMP = 40 MHz, CCD Mode Timing in Figures 8 and 9, Serial Timing in Figures 4 and 5.)
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although the
AD9945 features proprietary ESD protection circuitry, permanent damage may occur on devices
subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended
to avoid performance degradation or loss of functionality.
ABSOLUTE MAXIMUM RATINGS
*
With
Respect
Parameter
To
Min
Max
Unit
AVDD
AVSS
–0.3
+3.9
V
DVDD
DVSS
–0.3
+3.9
V
DRVDD
DRVSS
–0.3
+3.9
V
Digital Outputs
DRVSS
–0.3
DRVDD + 0.3
V
SHP, SHD, DATACLK
DVSS
–0.3
DVDD + 0.3
V
CLPOB, PBLK
DVSS
–0.3
DVDD + 0.3
V
SCK, SL, SDATA
DVSS
–0.3
DVDD + 0.3
V
REFT, REFB, CCDIN
AVSS
–0.3
AVDD + 0.3
V
Junction Temperature
150
°C
Lead Temperature
300
°C
(10 sec)
*Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions outside of those indicated in the operational
sections of this specication is not implied. Exposure to absolute maximum ratings
for extended periods may affect device reliability.
THERMAL CHARACTERISTICS
Thermal Resistance
32-Lead LFCSP Package
θJA = 27.7 °C/W
REV.
C
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J3H-IY-F4 | CONVERTER MOD DC/DC 52V 50W |
| AD694ARZ-REEL | IC TRANSMITTER 4-20MA 16SOIC |
| VE-J3H-IY-F2 | CONVERTER MOD DC/DC 52V 50W |
| VE-J3H-IY-F1 | CONVERTER MOD DC/DC 52V 50W |
| VE-J3F-IZ-B1 | CONVERTER MOD DC/DC 72V 25W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9945KCPZ | 制造商:Analog Devices 功能描述:CCD Signal Processor IC |
| AD9945KCPZ2 | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete 12-Bit 40 MHz CCD Signal Processor |
| AD9945KCPZRL | 制造商:Analog Devices 功能描述:PBFREE 12 BIT 40 MSPS CONVERTE |
| AD9945KCPZRL7 | 功能描述:IC CCD SIGNAL PROCESSOR 32-LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9945KCPZRL72 | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete 12-Bit 40 MHz CCD Signal Processor |
发布紧急采购，3分钟左右您将得到回复。