
ADAU1382
Rev. 0| Page 35 of 84
I2C Read and Write Operations
Figure 39 shows the timing of a single-word write operation.
Every ninth clock pulse, the ADAU1382 issues an acknowledge
by pulling SDA low.
Figure 40 shows the timing of a burst mode write sequence.
This figure shows an example where the target destination
registers are two bytes. The ADAU1382 knows to increment its
subaddress register every two bytes because the requested
subaddress corresponds to a register or memory area with a
2-byte word length.
The timing of a single-word read operation is shown in
Figure 41.Note that the first R/W bit is 0, indicating a write operation. This is
because the subaddress still needs to be written to set up the
internal address. After the ADAU1382 acknowledges the receipt
of the subaddress, the master must issue a repeated start command
followed by the chip address byte with the R/W bit set to 1 (read).
This causes the ADAU1382 SDA to reverse and begin driving
data back to the master. The master then responds every ninth
pulse with an acknowledge pulse to the ADAU1382.
Figure 42 shows the timing of a burst mode read sequence. This
figure shows an example where the target read registers are two
bytes. The ADAU1382 increments its subaddress every two bytes
because the requested subaddress corresponds to a register or
memory area with word lengths of two bytes. Other address
ranges may have a variety of word lengths ranging from one to
five bytes. The ADAU1382 always decodes the subaddress and
sets the auto-increment circuit so that the address increments
after the appropriate number of bytes.
S
AS
SUBADDRESS,
LOW BYTE
AS
...
AS
P
CHIP ADDRESS,
R/W = 0
DATA
BYTE 1
DATA
BYTE 2
DATA
BYTE N
SUBADDRESS,
HIGH BYTE
S = START BIT, P = STOP BIT, AS = ACKNOWLEDGE BY SLAVE.
SHOWS A ONE-WORD WRITE, WHERE EACH WORD HAS N BYTES.
08
427
-038
Figure 39. Single-Word I2C Write Sequence
S
AS
ASAS
AS
ASAS
AS
...
P
CHIP
ADDRESS,
R/W = 0
SUBADDRESS,
HIGH BYTE
SUBADDRESS,
LOW BYTE
DATA-WORD 1,
BYTE 1
DATA-WORD 1,
BYTE 2
DATA-WORD 2,
BYTE 1
DATA-WORD 2,
BYTE 2
DATA-WORD N,
BYTE 1
DATA-WORD N,
BYTE 2
S = START BIT, P = STOP BIT, AS = ACKNOWLEDGE BY SLAVE.
SHOWS AN N-WORD WRITE, WHERE EACH WORD HAS TWO BYTES. (OTHER WORD LENGTHS ARE POSSIBLE, RANGING FROM ONE TO FIVE BYTES.)
0
84
27
-0
39
Figure 40. Burst Mode I2C Write Sequence
S
AM
AS
AM
AS
S
AS
...
P
CHIP ADDRESS,
R/W = 0
CHIP ADDRESS,
R/W = 1
DATA
BYTE N
DATA
BYTE 2
DATA
BYTE 1
SUBADDRESS,
HIGH BYTE
SUBADDRESS,
LOW BYTE
S = START BIT, P = STOP BIT, AM = ACKNOWLEDGE BY MASTER, AS = ACKNOWLEDGE BY SLAVE.
SHOWS A ONE-WORD READ, WHERE EACH WORD HAS N BYTES.
08
42
7-
0
40
Figure 41. Single-Word I2C Read Sequence
S
SAS
AS
AM
...
P
CHIP
ADDRESS,
R/W = 0
SUBADDRESS,
HIGH BYTE
SUBADDRESS,
LOW BYTE
DATA-WORD 1,
BYTE 1
DATA-WORD 1,
BYTE 2
DATA-WORD N,
BYTE 1
DATA-WORD N,
BYTE 2
CHIP
ADDRESS,
R/W = 1
S = START BIT, P = STOP BIT, AM = ACKNOWLEDGE BY MASTER, AS = ACKNOWLEDGE BY SLAVE.
SHOWS AN N-WORD READ, WHERE EACH WORD HAS TWO BYTES. (OTHER WORD LENGTHS ARE POSSIBLE, RANGING FROM ONE TO FIVE BYTES.)
08
42
7-
0
41
Figure 42. Burst Mode I2C Read Sequence