- 您现在的位置：买卖IC网 > PDF目录378277 > ADC08061CIWM (NATIONAL SEMICONDUCTOR CORP) 500 ns A/D Converter with S/H Function and Input Multiplexer PDF资料下载
参数资料
| 型号： | ADC08061CIWM |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | ADC |
| 英文描述： | 500 ns A/D Converter with S/H Function and Input Multiplexer |
| 中文描述： | 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO20 |
| 封装： | SOP-20 |
| 文件页数： | 12/16页 |
| 文件大小： | 307K |
| 代理商： | ADC08061CIWM |
Application Information
(Continued)
the five MSBs is subtracted from the analog input voltage as
the upper switch is moved from position one to position two.
The resulting remainder voltage is applied to the eight flash
comparators and, with the lower switch in position two, com-
pared with the eight tap points from the LSB Ladder.
By using the same eight comparators for both flash conver-
sions, the number of comparators needed by the multi-step
converter is significantly reduced when compared to stan-
dard half-flash techniques.
Voltage Estimator errors as large as 1/16 of V
(16 LSBs)
will be corrected since the flash comparators are connected
to ladder voltages that extend beyond the range specified by
the Voltage Estimator. For example, if 7/16 V
<
V
<
9/16 V
the Voltage Estimator’s comparators tied to the
tap points below 9/16 V
will output “1”s (000111). This is
decoded by the estimator decoder to “10”. The eight flash
comparators will be placed at the MSB Ladder tap points be-
tween
3
8
V
and
5
8
V
. The overlap of 1/16 V
on
each side of the Voltage Estimator’s span will automatically
correct an error of up to 16 LSBs (16 LSBs = 312.5 mV for
V
= 5V). If the first flash conversion determines that the
input voltage is between
3
8
V
and 4/8 V
LSB/2, the
Voltage Estimator’s output code will be corrected by sub-
tracting “1”. This results in a corrected value of “01”. If the
first flash conversion determines that the input voltage is be-
tween 8/16 V
LSB/2 and
5
8
V
, the Voltage Estima-
tor’s output code remains unchanged.
After correction, the 2-bit data from both the Voltage Estima-
tor and the first flash conversion are decoded to produce the
five MSBs. Decoding is similar to that of a 5-bit flash con-
verter since there are 32 tap points on the MSB Ladder.
However, 31 comparators are not needed since the Voltage
Estimator places the eight comparators along the MSB Lad-
der where reference tap voltages are present that fall above
and below the magnitude of V
. Comparators are not
needed outside this selected range. If a comparator’s output
is a “0”, all comparators above it will also have outputs of “0”
and if a comparator’s output is a “1”, all comparators below it
will also have outputs of “1”.
2.0 DIGITAL INTERFACE
The ADC08061/2 has two basic interface modes which are
selected by connecting the
MODE
pin to a logic high or low.
2.1 RD Mode
With a logic low applied to the
MODE
pin, the converter is set
to
Read
mode. In this configuration (see Figure 1), a com-
plete version is done by pulling RD low, and holding low, until
the conversion is complete and output data appears. This
typically takes 655 ns. The INT (interrupt) line goes low at
the end of conversion. A typical delay of 50 ns is needed be-
tween the rising edge of RD (after the end of a conversion)
and the start of the next conversion (by pulling RD low). The
RDY output goes low after the falling edge of CS and goes
high at the end-of-conversion. It can be used to signal a pro-
cessor that the converter is busy or serve as a system Trans-
fer Acknowledge signal. For the ADC08062 the data gener-
ated by the first conversion cycle after power-up is from an
unknown channel.
2.2 RD Mode Pipelined Operation
Applications that require shorter RD pulse widths than those
used in the
Read
mode as described above can be achieved
by setting RD’s width between 200 ns–400 ns (Figure 5). RD
pulse widths outside this range will create conversion linear-
ity errors. These errors are caused by exercising internal in-
terface logic circuitry using CS and/or RD during a conver-
sion.
When RD goes low, a conversion is initiated and the data
from the previous conversion is available on the DB0–DB7
outputs. Reading D0–D7 for the first two times after
power-up produces random data. The data will be valid dur-
ing the third RD pulse that occurs after the first conversion.
2.3 WR-RD (WR then RD) Mode
The ADC08061/2 is in the
WR-RD mode
with the
MODE
pin
tied high. A conversion starts on the falling edge of the WR
signal. There are two options for reading the output data
which relate to interface timing. If an interrupt-driven scheme
is desired, the user can wait for the INT output to go low be-
fore reading the conversion result (see Figure 3). Typically,
INT will go low 520 ns, maximum, after WR ’s rising edge.
However, if a shorter conversion time is desired, the proces-
sor need not wait for INT and can exercise a read after only
350 ns (see Figure 2). If RD is pulled low before INT goes
low, INT will immediately go low and data will appear at the
outputs. This is the fastest operating mode (t
≤
t
) with
a conversion time, including data access time, of 560 ns. Al-
lowing 100 ns for reading the conversion data and the delay
between conversions gives a total throughput time of 660 ns
(throughput rate of 1.5 MHz).
2.4 WR-RD Mode with Reduced Interface
System Connection
CS and RD can be tied low, using only WR to control the
start of conversion for applications that require reduced digi-
tal interface while operating in the
WR-RD mode
(Figure 4).
Data will be valid approximately 705 ns following WR ’s ris-
ing edge.
2.5 Multiplexer Addressing
The ADC08062 has 2 multiplexer inputs. These are selected
using the A0 multiplexer channel selection input. Table 1
shows the input code needed to select a given channel. The
multiplexer address is latched when received but the multi-
plexer channel is updated after the completion of the current
conversion.
TABLE 1. Multiplexer Addressing
ADC08062
A0
0
1
Channel
V
IN1
V
IN2
The multiplexer address data must be valid at the time of
RD’s falling edge, remain valid during the conversion, and
can go high after RD goes high when operating in the
Read
Mode
.
The multiplexer address data should be valid at or before the
time of WR’s falling edge, remain valid while WR is low, and
go invalid after WR goes high when operating in the
WR-RD
Mode
.
3.0 REFERENCE INPUTS
The two V
inputs of the ADC08061/2 are fully differential
and define the zero to full-scale input range of theAto D con-
verter. This allows the designer to vary the span of the ana-
log input since this range will be equivalent to the voltage dif-
ference between V
REF+
and V
REF
. Transducers with
www.national.com
12
相关PDF资料 |
PDF描述 |
|---|---|
| ADC08062CIWM | 500 ns A/D Converter with S/H Function and Input Multiplexer |
| ADC080X | 8 BIT UP COMPATIBLE A/D CONVERTERS |
| ADC081000 | 8-Bit, 1 GSPS A/D Converter with Internal Reference and Sample-and-Hold |
| ADC081000CIYB | 8-Bit, 1 GSPS A/D Converter with Internal Reference and Sample-and-Hold |
| ADC081000LEVAL | 8-Bit, 1 GSPS A/D Converter with Internal Reference and Sample-and-Hold |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADC08061CIWMX | 功能描述:IC CONVERTER A/D 8BIT 20-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
| ADC08061CMJ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter， 8-Bit |
| ADC08061CMJ/883 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter， 8-Bit |
| ADC08062 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:500 ns A/D Converter with S/H Function and Input Multiplexer |
| ADC08062 WAF | 制造商:Texas Instruments 功能描述: |
发布紧急采购，3分钟左右您将得到回复。