- 您现在的位置：买卖IC网 > PDF目录378280 > ADC088S102CIMT (NATIONAL SEMICONDUCTOR CORP) 8-Channel, 500 kSPS to 1 MSPS, 8-Bit A/D Converter PDF资料下载
参数资料
| 型号： | ADC088S102CIMT |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | ADC |
| 英文描述： | 8-Channel, 500 kSPS to 1 MSPS, 8-Bit A/D Converter |
| 中文描述： | 8-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 |
| 封装： | TSSOP-16 |
| 文件页数： | 13/17页 |
| 文件大小： | 830K |
| 代理商： | ADC088S102CIMT |
1.0 Functional Description
The ADC088S102 is a successive-approximation analog-to-
digital converter designed around a charge-redistribution
digital-to-analog converter.
1.1 ADC088S102 OPERATION
Simplified schematics of the ADC088S102 in both track and
hold operation are shown in
Figure 4
and
Figure 5
respec-
tively. In
Figure 4
, the ADC088S102 is in track mode: switch
SW1 connects the sampling capacitor to one of eight analog
input channels through the multiplexer, and SW2 balances
the comparator inputs. The ADC088S102 is in this state for
the first three SCLK cycles after CS is brought low.
Figure 5
shows the ADC088S102 in hold mode: switch SW1
connects the sampling capacitor to ground, maintaining the
sampled voltage, and switch SW2 unbalances the compara-
tor. The control logic then instructs the charge-redistribution
DAC to add or subtract fixed amounts of charge to or from
the sampling capacitor until the comparator is balanced.
When the comparator is balanced, the digital word supplied
to the DAC is the digital representation of the analog input
voltage. The ADC088S102 is in this state for the last thirteen
SCLK cycles after CS is brought low.
1.2 SERIAL INTERFACE
An operational timing diagram and a serial interface timing
diagram for the ADC088S102 are shown in The Timing
Diagrams section. CS, chip select, initiates conversions and
frames the serial data transfers. SCLK (serial clock) controls
both the conversion process and the timing of serial data.
DOUT is the serial data output pin, where a conversion result
is sent as a serial data stream, MSB first. Data to be written
to the ADC088S102’s Control Register is placed on DIN, the
serial data input pin. New data is written to DIN with each
conversion.
A serial frame is initiated on the falling edge of CS and ends
on the rising edge of CS. Each frame must contain an integer
multiple of 16 rising SCLK edges. The ADC’s DOUT pin is in
a high impedance state when CS is high and is active when
CS is low. Thus, CS acts as an output enable. Similarly,
SCLK is internally gated off when CS is brought high.
During the first 3 cycles of SCLK, the ADC is in the track
mode, acquiring the input voltage. For the next 13 SCLK
cycles the conversion is accomplished and the data is
clocked out. SCLK falling edges 1 through 4 clock out lead-
ing zeros, falling edges 5 through 12 clock out the conver-
sion result, MSB first, and falling edges 13 through 16 clock
out trailing zeros. If there is more than one conversion in a
frame (continuous conversion mode), the ADC will re-enter
the track mode on the falling edge of SCLK after the N*16th
rising edge of SCLK and re-enter the hold/convert mode on
the N*16+4th falling edge of SCLK. "N" is an integer value.
The ADC088S102 enters track mode under three different
conditions. In
Figure 1
, CS goes low with SCLK high and the
ADC enters track mode on the first falling edge of SCLK. In
the second condition, CS goes low with SCLK low. Under
this condition, the ADC automatically enters track mode and
the falling edge of CS is seen as the first falling edge of
SCLK. In the third condition, CS and SCLK go low simulta-
20166509
FIGURE 4. ADC088S102 in Track Mode
20166510
FIGURE 5. ADC088S102 in Hold Mode
A
www.national.com
13
相关PDF资料 |
PDF描述 |
|---|---|
| ADC088S102CIMTX | 8-Channel, 500 kSPS to 1 MSPS, 8-Bit A/D Converter |
| ADC088S102EVAL | 8-Channel, 500 kSPS to 1 MSPS, 8-Bit A/D Converter |
| ADC1001CCJ-1 | RES 27K 1/4W 5% CF |
| ADC1001 | 10-Bit P Compatible A/D Converter |
| ADC1001CCJ | 10-Bit P Compatible A/D Converter |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADC088S102CIMT/NOPB | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADC088S102CIMTX | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADC088S102CIMTX/NOPB | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADC088S102EVAL | 功能描述:模数转换器 - ADC ADC088S102 EVAL BOARD RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADC08B200CIVS | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。